- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376213 > MX29LV017A (Electronic Theatre Controls, Inc.) 16M-BIT [2Mx8] CMOS SINGLE VOLTAGE PDF資料下載
參數(shù)資料
| 型號： | MX29LV017A |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 16M-BIT [2Mx8] CMOS SINGLE VOLTAGE |
| 中文描述： | 1,600位[2Mx8] CMOS單電壓 |
| 文件頁數(shù)： | 18/57頁 |
| 文件大?。?/td> | 641K |
| 代理商： | MX29LV017A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
18
P/N:PM0901
MX29LV017A
REV. 1.0, NOV. 22, 2002
POW
ER SUPPLY DECOUPLING
In order to reduce power switching effect, each device
should have a 0.1uF ceramic capacitor connected be-
tween its VCC and GND.
POWER-UP SEQUENCE
The MX29LV017A powers up in the Read only mode. In
addition, the memory contents may only be altered after
successful completion of the predefined command se-
quences.
TEMPORARY SECTOR UNPROTECT
This feature allows temporary unprotection of previously
protected sector to change data in-system. The Tempo-
rary Sector Unprotect mode is activated by setting the
RESET pin to VID(11.5V-12.5V). During this mode, for-
merly protected sectors can be programmed or erased
as un-protected sector. Once VID is remove from the
RESET pin, all the previously protected sectors are pro-
tected again.
Q3
Sector Erase Timer
After the completion of the initial sector erase command
sequence, the sector erase time-out will begin. Q3 will
remain low until the time-out is complete. Data Polling
and Toggle Bit are valid after the initial sector erase com-
mand sequence.
If Data Polling or the Toggle Bit indicates the device has
been written with a valid erase command, Q3 may be
used to determine if the sector erase timer window is
still open. If Q3 is high ("1") the internally controlled
erase cycle has begun; attempts to write subsequent
commands to the device will be ignored until the erase
operation is completed as indicated by Data Polling or
Toggle Bit. If Q3 is low ("0"), the device will accept
additional sector erase commands. To insure the com-
mand has been accepted, the system software should
check the status of Q3 prior to and following each sub-
sequent sector erase command. If Q3 were high on the
second status check, the command may not have been
accepted.
DATA PROTECTION
The MX29LV017A is designed to offer protection against
accidental erasure or programming caused by spurious
system level signals that may exist during power transi-
tion. During power up the device automatically resets
the state machine in the Read mode. In addition, with
its control register architecture, alteration of the memory
contents only occurs after successful completion of spe-
cific command sequences. The device also incorpo-
rates several features to prevent inadvertent write cycles
resulting from VCC power-up and power-down transition
or system noise.
WRITE PULSE "GLITCH" PROTECTION
Noise pulses of less than 5ns(typical) on CE or WE will
not initiate a write cycle.
LOGICAL INHIBIT
Writing is inhibited by holding any one of OE = VIL, CE
= VIH or WE = VIH. To initiate a write cycle, CE and WE
must be a logical zero while OE is a logical one.
SECTOR PROTECTION
The MX29LV017A features hardware sector protection.
This feature will disable both program and erase opera-
tions for these sectors protected. To activate this mode,
the programming equipment must force VID on address
pin A9 and OE (suggest VID = 12V). Programming of
the protection circuitry begins on the falling edge of the
WE pulse and is terminated on the rising edge. Please
refer to sector protect algorithm and waveform.
To verify programming of the protection circuitry, the pro-
gramming equipment must force VID on address pin A9
( with CE and OE at VIL and WE at VIH). When A1=VIH,
A0=VIL, A6=VIL, it will produce a logical "1" code at
device output Q0 for a protected sector. Otherwise the
device will produce 00H for the unprotected sector. In
this mode, the addresses, except for A6, A1, A0, are
don't care. Address locations with A6=A1=VIL are re-
served to read manufacturer and device codes.(Read
Silicon ID)
It is also possible to determine if the sector is protected
in the system by writing a Automatic Select command.
Performing a read operation with A1=VIH, it will produce
相關PDF資料 |
PDF描述 |
|---|---|
| MX29LV017ATC-70 | 16M-BIT [2Mx8] CMOS SINGLE VOLTAGE |
| MX29LV017ATC-90 | 16M-BIT [2Mx8] CMOS SINGLE VOLTAGE |
| MX29LV017AXEI-70 | 16M-BIT [2Mx8] CMOS SINGLE VOLTAGE |
| MX29LV017AXEI-90 | 16M-BIT [2Mx8] CMOS SINGLE VOLTAGE |
| MX306P | NMT, TACS, AMPS AUDIO FILTER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MX29LV040CQC-55Q | 制造商:Macronix International Co Ltd 功能描述:4M (512K X8) 70NS 32PLCC |
| MX29LV040CQC-70G | 制造商:Macronix International Co Ltd 功能描述:MX29LV Series 3 V 4 Mb (512K x 8) 70 ns Parallel Flash - PLCC-32 |
| MX29LV040CQC-90G | 制造商:MISCELLANEOUS 功能描述: 制造商:Macronix International Co Ltd 功能描述:IC FLASH 4MBIT 90NS 32PLCC 制造商:Macronix International Co Ltd 功能描述:MX29LV Series 3 V 4 Mb (512K x 8) 90 ns Parallel Flash - PLCC-32 |
| MX29LV040CQI-55Q | 制造商:Macronix International Co Ltd 功能描述:IC FLASH 4MBIT 55NS 32PLCC 制造商:Macronix International Co Ltd 功能描述:MX29LV Series 3 V 4 Mb (512K x 8) 55 ns Parallel Flash - PLCC-32 |
| MX29LV040CQI-70G | 功能描述:IC FLASH PAR 3V 4MB 70NS 32PLCC RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:MX29LV 標準包裝:1 系列:- 格式 - 存儲器:閃存 存儲器類型:閃存 - NAND 存儲容量:4G（256M x 16） 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應商設備封裝:48-TSOP I 包裝:Digi-Reel® 其它名稱:557-1461-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復。