- 您現(xiàn)在的位置：買賣IC網 > PDF目錄376209 > MU9Cxxx (Electronic Theatre Controls, Inc.) MU9C Routing Coprocessor (RCP) Family PDF資料下載
參數(shù)資料
| 型號： | MU9Cxxx |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | MU9C Routing Coprocessor (RCP) Family |
| 中文描述： | MU9C路由協(xié)處理器（RCP）的家庭 |
| 文件頁數(shù)： | 21/30頁 |
| 文件大小： | 611K |
| 代理商： | MU9CXXX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
Control State Descriptions
MU
9
C Binary Routing Coprocessor (RCP) Family
Rev.
6
21
VALIDITY BIT CONTROL
Control State:
Mnemonic:
Binary Op-Code:
/W: LOW /AV: HIGH PA:AA: aaa Scope: AS
Description:
Set the Validity bit LOW at the location
pointed to by the contents of the Address register. The
location is set valid and will enter into comparisons during
a Comparison cycle, and will not be written to during a
Write at Next Free Address cycle. DSC must be LOW.
Set Valid Indirect
SET V@[AR]
XXX XXX 100 000
Control State:
Mnemonic:
Binary Op-Code:
/W: HIGH /AV: HIGH PA:AA: aaa Scope: S
Description:
Reads the Validity bit at the location
addressed by the contents of the Address register onto
DQ0. When the validity value is LOW, the location is
valid; when the validity value is HIGH, the location is
empty. DQ31-1 will read as logical 0s. DSC must be
LOW.
Read Validity Indirect
RD V@[AR]
XXX XXX 100 000
Control State:
Mnemonic:
Binary Op-Code:
/W: LOW /AV: HIGH PA:AA: aaa Scope: AS
Description:
Set the Validity bit HIGH at the location
pointed to by the contents of the Address register. The
location is set empty and will not enter into comparisons
during a Comparison cycle, and may be written to during a
Write at Next Free Address cycle. DSC must be LOW.
Set Empty Indirect
RST V@[AR]
XXX XXX 100 001
Control State:
Set Empty at Highest-Priority
Matching Location
RST V@[HPM]
XXX XXX 100 010
Mnemonic:
Binary Op-Code:
/W: LOW /AV: HIGH PA:AA: HPMA Scope: HPD
Description:
Set the Validity bit HIGH at the
highest-priority matching location from the previous
Comparison cycle. The location is set empty and will not
enter into comparisons during a Comparison cycle, and
may be written to during a Write at Next Free Address
cycle. DSC must be LOW.
Control State:
Mnemonic:
Binary Op-Code:
/W: LOW /AV: HIGH PA:AA: HPMA Scope: AS
Description:
Set the Validity bit HIGH at all matching
locations from the previous Comparison cycle. The
locations are set empty and will not enter into comparisons
during a Comparison cycle, and will be written to during a
Write at Next Free Address cycle. DSC must be LOW.
Set Empty at All Matching Locations
RST V@[AML]
XXX XXX 100 011
INITIALIZATION
Control State:
Write Page Address to
Highest-Priority Empty Device;
Set Full
WR PA
XXX XXX 111 100
Mnemonic:
Binary Op-Code:
/W: LOW /AV: HIGH PA:AA: n/c Scope: NFD
Description:
Writes DQ3–0 to the Page Address field of
the Configuration register, and sets the /FF LOW. This
control state is intended for sequential loading of Page
addresses in vertically cascaded systems that do not have
explicit lines controlling the /CS inputs to the individual
devices. DSC must be LOW.
Control State:
Mnemonic:
Binary Op-Code:
/W: LOW /AV: HIGH PA:AA: n/c Scope: AS
Description:
Resets /FF HIGH. Used after sequentially
loading the PA fields with previous control state to set the
system back to empty. DSC must be LOW.
Reset Full Flag
RST FF
XXX XXX 111 101
Control State:
Mnemonic:
Binary Op-Code:
/W: LOW /AV: HIGH PA:AA: All 1s Scope: AS
Description:
Resets the MU
9
C RCP. DSC must be LOW.
Reset
RST
XXX XXX 111 111
ADDRESS REGISTER CONTROL
Control State:
Mnemonic:
Binary Op-Code:
/W: LOW /AV: HIGH PA:AA: n/c Scope: AS
Description:
Increments the value held in the Address
register. Used for automatic sequencing through addresses
in the Memory array. DSC must be LOW.
Increment Address Register
INC AR
XXX XXX 100 100
Control State:
Mnemonic:
Binary Op-Code:
/W: LOW /AV: HIGH PA:AA: n/c Scope: AS
Description:
Decrements the value held in the Address
register. Used for automatic sequencing through addresses
in the Memory array. DSC must be LOW.
Decrement Address Register
DEC AR
XXX XXX 100 101
Control State:
Mnemonic:
Description:
Binary Op-Codes that are not documented
are reserved control states. The results of these control
states are undefined.
Undefined Operations
RESERVED
相關PDF資料 |
PDF描述 |
|---|---|
| MU9C4K64-12TDI | MU9C Routing Coprocessor (RCP) Family |
| MU9C4K64-50TDC | MU9C Routing Coprocessor (RCP) Family |
| MU9C4K64-70TDC | MU9C Routing Coprocessor (RCP) Family |
| MU9C4K64-70TDI | MU9C Routing Coprocessor (RCP) Family |
| MU9C8K64-12TDC | MU9C Routing Coprocessor (RCP) Family |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MUA08A | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:1W, Bypass-Capacitor-less Audio Amplifier with Internal Selectable Gain |
| MUA-16A-2 | 制造商:HRS 制造商全稱:HRS 功能描述:MU Type Fiber Optic Connectors |
| MUAA2K8020QGC | 制造商:TECH 功能描述:MUAA2K80-20QGC MOS BI-POLAR |
| MUAA2K80-20QGC | 制造商:TECH 功能描述:MUAA2K80-20QGC MOS BI-POLAR |
| MUAA2K80-20QGC_03 | 制造商:MUSIC 制造商全稱:MUSIC Semiconductors 功能描述:MUAA Routing CoProcessor (RCP) Family |
發(fā)布緊急采購，3分鐘左右您將得到回復。