參數(shù)資料
型號(hào)： MU9C8K64-50TDC
廠(chǎng)商： Electronic Theatre Controls, Inc.
英文描述： MU9C Routing Coprocessor (RCP) Family
中文描述： MU9C路由協(xié)處理器（RCP）的家庭
文件頁(yè)數(shù)： 18/30頁(yè)
文件大?。?/td> 611K
代理商： MU9C8K64-50TDC
MU
9
C Binary Routing Coprocessor (RCP) Family
Control State Descriptions
18
Rev.
6
Control State:
Indirect Write at Address;
Increment Address Register
WRs[AR]+{MRnnn}
XXX nnn 100 110
Mnemonic:
Binary Op-Code:
/W: LOW /AV: HIGH PA:AA: aaa Scope: AS
Description:
Writes data from the DQ31-0 bus to bits
31-0 (DSC LOW) or 63-32 (DSC HIGH) of the location
defined by the contents of the Address register. The
validity of the location is set by the state of the /VB input,
/VB = LOW: Valid, /VB = HIGH: Empty. The write is
masked by bits 31-0 (DSC LOW) or 63-32 (DSC HIGH)
of the contents of Mask Register nnn. When nnn=000 no
mask is used; when masking is selected, only bits in the
addressed location that correspond to LOW values in the
selected mask register are updated. The contents of the
Address register are incremented.
Control State:
Indirect Read at Address;
Increment Address Register
RDs[AR]+
XXX XXX 100 110
Mnemonic:
Binary Op-Code:
/W: HIGH /AV: HIGH PA:AA: aaa Scope: S
Description:
Reads data from bits 31-0 (DSC LOW) or
63-32 (DSC HIGH) of the location defined by the contents
of the Address register to the DQ31-0 bus. This control
state provides indirect random access memory reads.
During the Read cycle, the /VB line carries the Validity Bit
value of the addressed location. The contents of the
Address register are incremented.
Control State:
Indirect Write at Address;
Decrement Address Register
WRs[AR]-{MRnnn}
XXX nnn 100 111
Mnemonic:
Binary Op-Code:
/W: LOW /AV: HIGH PA:AA: aaa Scope: AS
Description:
Writes data from bits 31–0 (DSC LOW) or
63-32 (DSC HIGH) of the DQ31–0 bus to the location
defined by the contents of the Address register. The
validity of the location is set by the state of the /VB input,
/VB = LOW: Valid, /VB = HIGH: Empty. The write is
masked by bits 31–0 (DSC LOW) or 63-32 (DSC HIGH)
of the contents of Mask Register nnn. When nnn=000 no
mask is used; when masking is selected, only bits in the
addressed location that correspond to LOW values in the
selected mask register are updated. The contents of the
Address register are decremented.
Control State:
Indirect Read at Address;
Decrement Address Register
RDs[AR]-
XXX XXX 100 111
Mnemonic:
Binary Op-Code:
/W: HIGH /AV: HIGH PA:AA: aaa Scope: S
Description:
Reads data from bits 31–0 (DSC LOW) or
63-32 (DSC HIGH) of the location defined by the contents
of the Address register to the DQ31–0 bus. This control
state provides indirect random access memory reads.
During the Read cycle, the /VB line carries the Validity Bit
value of the addressed location. The contents of the
Address register are decremented.
Control State:
Write to Highest-Priority
Matching Location
WRs[HPM]{MRnnn}
XXX nnn 000 010
Mnemonic:
Binary Op-Code:
/W: LOW /AV: HIGH PA:AA: HPMA Scope: HPD
Description:
Writes data from the DQ31-0 bus to bits
31-0 (DSC LOW) or 63-32 (DSC HIGH) of the
highest-priority matching location in the Memory array.
The validity of the location is set by the state of the /VB
input, /VB=LOW: Valid, /VB=HIGH: Empty. The write is
masked by bits 31–0 (DSC LOW) or 63-32 (DSC HIGH)
of the contents of Mask Register nnn. When nnn=000 no
mask is used; when masking is selected, only bits in the
addressed location that correspond to LOW values in the
selected mask register are updated.
Control State:
Read Highest-Priority
Matching Location
RDs[HPM]
XXX XXX 000 010
Mnemonic:
Binary Op-Code:
/W: HIGH /AV: HIGH PA:AA: HPMA Scope: HPD
Description:
Reads data from bits 31–0 (DSC LOW) or
63-32 (DSC HIGH) the location defined by the
highest-priority matching location to the DQ31–0 bus. In
the event that the previous Comparison cycle resulted in a
mismatch,
the
DQ31–0
high-impedance.
bus
will
remain
in
相關(guān)PDF資料
PDF描述
MU9C8K64-50TDI MU9C Routing Coprocessor (RCP) Family
MU9C8K64-70TDC MU9C Routing Coprocessor (RCP) Family
MU9C8K64-70TDI MU9C Routing Coprocessor (RCP) Family
MU9C8K64-90TDC MU9C Routing Coprocessor (RCP) Family
MU9C4K64-12TDC MU9C Routing Coprocessor (RCP) Family
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MU9C8K64-50TDI 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:MU9C Routing Coprocessor (RCP) Family
MU9C8K64-70TDC 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:MU9C Routing Coprocessor (RCP) Family
MU9C8K64-70TDI 制造商:MUSIC 制造商全稱(chēng):MUSIC Semiconductors 功能描述:MU9C RCP Family
MU9C8K64-90TDC 制造商:MUSIC 制造商全稱(chēng):MUSIC Semiconductors 功能描述:MU9C RCP Family
MU9C8K64-90TDI 制造商:MUSIC 制造商全稱(chēng):MUSIC Semiconductors 功能描述:MU9C RCP Family
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*