- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376209 > MU9C4K64-50TDC (Electronic Theatre Controls, Inc.) MU9C Routing Coprocessor (RCP) Family PDF資料下載
參數(shù)資料
| 型號： | MU9C4K64-50TDC |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | MU9C Routing Coprocessor (RCP) Family |
| 中文描述： | MU9C路由協(xié)處理器（RCP）的家庭 |
| 文件頁數(shù)： | 17/30頁 |
| 文件大?。?/td> | 611K |
| 代理商： | MU9C4K64-50TDC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
Control State Descriptions
MU
9
C Binary Routing Coprocessor (RCP) Family
Rev.
6
17
Control State:
Mnemonic:
Binary Op-Code:
/W: HIGH /AV: HIGH PA:AA: n/c Scope: S
Description:
Reads bits 31–0 (DSC LOW) or 63-32 (DSC
HIGH) of the Comparand register to the DQ31–0 bus.
Read Comparand Register
RDs CR
0 XXX XXX 000 101
Control State:
Mnemonic:
Binary Op-Code:
/W: LOW /AV: HIGH PA:AA: n/c Scope: AS
Description:
Writes data from the DQ31–0 bus to bits
31–0 (DSC LOW) or 63-32 (DSC HIGH) of Mask register
nnn. If nnn=000 then no data is written.
Write Mask Register
WRs MRnnn
XXX nnn 001 001
Control State:
Mnemonic:
Binary Op-Code:
/W: HIGH /AV: HIGH PA:AA: n/c Scope: S
Description:
Reads bits 31–0 (DSC LOW) or 63-32 (DSC
HIGH) of Mask register nnn to the DQ31–0 bus. If
nnn=000 then the output is undefined.
Read Mask Register
RDs MRnnn
XXX nnn 001 001
MEMORY READ/WRITE
Control State:
Mnemonic:
Binary Op-Code:
/W: LOW /AV: LOW PA:AA: aaa Scope: AS
Description:
Writes data from the DQ31-0 bus to bits
31-0 (DSC LOW) or 63-32 (DSC HIGH) of the location
defined by the address value present on the AC bus. The
write optionally can be masked by bits 31–0 (DSC LOW)
or 63-32 (DSC HIGH) of the mask register selected
through the Configuration register; when masking is
selected, only bits in the addressed location that
correspond to LOW values in the selected mask register
are updated. The validity of the location is set by the state
of the /VB input, /VB=LOW: Valid, /VB = HIGH: Empty.
This control state provides direct random access memory
writes. This control state, along with the Read cycle and
HIGH segment equivalents are the only ones that use
direct addressing. It is selected by the /AV line being
LOW. All other control states have the /AV line HIGH
whereby the AC bus carries a control code. This control
state is not available in software mode.
Direct Write at Address
WRs[aaa]
aaa
Control State:
Mnemonic:
Binary Op-Code:
/W: HIGH /AV: LOW PA:AA: aaa Scope: S
Description:
Reads data from bits 31–0 (DSC LOW) or
63-32 (DSC HIGH) of the location defined by the address
value present on the AC bus to the DQ31–0 bus. This
control state provides direct random access memory reads.
This control state, along with the Write cycle and HIGH
segment equivalents are the only ones that use direct
addressing. It is selected by the /AV line being LOW. All
other control states have the /AV line HIGH whereby the
AC bus carries a control code. During the Read cycle, the
/VB line carries the Validity Bit value of the addressed
location. This control state is not available in software
mode.
Direct Read at Address
RDs[aaa]
aaa
Control State:
Mnemonic:
Binary Op-Code:
/W: LOW /AV: HIGH PA:AA: aaa Scope: AS
Description:
Writes data from the DQ31-0 bus to bits
31-0 (DSC LOW) or 63-32 (DSC HIGH) of the location
defined by the contents of the Address register. The
validity of the location is set by the state of the /VB input,
/VB = LOW: Valid, /VB = HIGH: Empty. The write is
masked by bits 31–0 (DSC LOW) or 63-32 (DSC HIGH)
of the contents of Mask Register nnn. When nnn=000 no
mask is used; when masking is selected, only bits in the
addressed location that correspond to LOW values in the
selected mask register are updated. This control state
provides indirect random access memory writes.
Indirect Write at Address
WRs[AR]{MRnnn}
XXX nnn 000 000
Control State:
Mnemonic:
Binary Op-Code:
/W: HIGH /AV: HIGH PA:AA: aaa Scope: S
Description:
Reads data from bits 31–0 (DSC LOW) or
63-32 (DSC HIGH) of the location defined by the contents
of the Address register to the DQ31–0 bus. This control
state provides indirect random access memory reads.
During the Read cycle, the /VB line carries the Validity Bit
value of the addressed location.
Indirect Read at Address
RDs[AR]
XXX nnn 000 000
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MU9C4K64-70TDC | MU9C Routing Coprocessor (RCP) Family |
| MU9C4K64-70TDI | MU9C Routing Coprocessor (RCP) Family |
| MU9C8K64-12TDC | MU9C Routing Coprocessor (RCP) Family |
| MU9C8K64-35TDC | MU9C Routing Coprocessor (RCP) Family |
| MU9C8K64-40TDC | MU9C Routing Coprocessor (RCP) Family |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MU9C4K64-70TDC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MU9C Routing Coprocessor (RCP) Family |
| MU9C4K64-70TDI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MU9C Routing Coprocessor (RCP) Family |
| MU9C4K64-90TDC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MU9C Routing Coprocessor (RCP) Family |
| MU9C4K64-90TDI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MU9C Routing Coprocessor (RCP) Family |
| MU9C5480A-12DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Content Addressable Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。