參數(shù)資料
型號(hào): MU9C4K64-12
廠商: Electronic Theatre Controls, Inc.
英文描述: MU9C Routing Coprocessor (RCP) Family
中文描述: MU9C路由協(xié)處理器(RCP)的家庭
文件頁(yè)數(shù): 2/30頁(yè)
文件大?。?/td> 611K
代理商: MU9C4K64-12
MU
9
C Binary Routing Coprocessor (RCP) Family
General Description
2
Rev.
6
GENERAL DESCRIPTION
The MU
9
C RCP family consists of 4K and 8K x 64-bit
Routing Coprocessors (RCPs) with a 32-bit wide data
interface. The device is designed for use in layer 2
switches to provide very high throughput address
translation using tables held in external RAM. The MU
9
C
RCP has a fully deterministic search time, independent of
the size of the list and the position of the data in the list.
This unique feature guarantees that the wire speed address
recognition does not impact the latency or induce some
jitter on the latency of the global system. Address fields
from the packet header are compared against a list of
entries stored in the array. As a result of the comparison,
the MU
9
C RCP generates an index that is used to access
an external RAM where port mapping data and other
associated information is stored.
A set of control states provides a powerful and flexible
control interface to the MU
9
C RCP. This control structure
allows memory read and write, register read and write,
data move, comparison, validity control, addressing
control, and initialization operations.
The MU
9
C RCP architecture uses direct hardware control
of the device and an independent bus for returning match
results. Software control is also supported for systems
where maximum performance is not needed.
OPERATIONAL OVERVIEW
The MU
9
C RCP is designed to act as an address translator
for lookup tables in layer 2 switches. Refer to Figure 2 for
a simplified block diagram of a switch. During normal
operation, the controller extracts the address information
from an arriving packet to form the comparand, which is
then compared against the contents of the MU
9
C RCP.
The MU
9
C RCP generates an index that is used to access
the data in an external RAM, which holds the destination
port for accessing the network. The controller reads the
data from the RAM and forwards the packet.
The validity of a location in the Address Database is
determined by an extra bit called the Validity bit. This bit is
set and reset either with an index or an associative match.
Therefore, when a new entry is written to the database, its
Validity bit is set valid.
The index at which a write takes
place is driven onto the PA:AA bus, so that output port
data can be written simultaneously into the external RAM
at the correct index.
When a database location is deleted, the Validity bit for that
entry is reset, and the index of the location is driven onto
the Active Address bus. This simple mechanism allows
easy maintenance of the tables in both the database and the
external RAM.
The MU
9
C RCP supports simple daisy chained vertical
cascading that serves to prioritize multiple devices and
provides system-level match and full indication. If the
slight timing overhead associated with the daisy chain is
unacceptable, the MU
9
C RCP is designed to facilitate
external prioritization across multiple devices.
Figure 2: Switch Block Diagram
Controller
RAM
Switch
Fabric
MU
9
C
Switch Control
and Packet Data
Network
Address
Data
RCP
Control
Packet Stream
RAM
Address
相關(guān)PDF資料
PDF描述
MU9Cxxx MU9C Routing Coprocessor (RCP) Family
MU9C4K64-12TDI MU9C Routing Coprocessor (RCP) Family
MU9C4K64-50TDC MU9C Routing Coprocessor (RCP) Family
MU9C4K64-70TDC MU9C Routing Coprocessor (RCP) Family
MU9C4K64-70TDI MU9C Routing Coprocessor (RCP) Family
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MU9C4K64-12TDC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MU9C Routing Coprocessor (RCP) Family
MU9C4K64-12TDI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MU9C Routing Coprocessor (RCP) Family
MU9C4K64-50TDC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MU9C Routing Coprocessor (RCP) Family
MU9C4K64-70TDC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MU9C Routing Coprocessor (RCP) Family
MU9C4K64-70TDI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MU9C Routing Coprocessor (RCP) Family