
1
Motorola, Inc. 1996
P–Channel Enhancement–Mode Silicon Gate
TMOS V is a new technology designed to achieve an on–resis-
tance area product about one–half that of standard MOSFETs. This
new technology more than doubles the present cell density of our
50 and 60 volt TMOS devices. Just as with our TMOS E–FET
designs, TMOS V is designed to withstand high energy in the
avalanche and commutation modes. Designed for low voltage, high
speed switching applications in power supplies, converters and
power motor controls, these devices are particularly well suited for
bridge circuits where diode speed and commutating safe operating
areas are critical and offer additional safety margin against
unexpected voltage transients.
New Features of TMOS V
On–resistance Area Product about One–half that of Standard
MOSFETs with New Low Voltage, Low RDS(on) Technology
Faster Switching than E–FET Predecessors
Features Common to TMOS V and TMOS E–FETS
Avalanche Energy Specified
IDSS and VDS(on) Specified at Elevated Temperature
Static Parameters are the Same for both TMOS V and
TMOS E–FET
MAXIMUM RATINGS
(TC = 25
°
C unless otherwise noted)
Rating
Symbol
Value
Unit
Drain–to–Source Voltage
VDSS
VDGR
VGS
VGSM
ID
ID
IDM
PD
60
Vdc
Drain–to–Gate Voltage (RGS = 1.0 M
)
Gate–to–Source Voltage — Continuous
Gate–to–Source Voltage
— Non–repetitive (tp
≤
10 ms)
Drain Current — Continuous @ 25
°
C
Drain Current
— Continuous @ 100
°
C
Drain Current
— Single Pulse (tp
≤
10
μ
s)
Total Power Dissipation @ 25
°
C
Derate above 25
°
C
60
Vdc
±
15
±
25
Vdc
Vpk
30
19
105
Adc
Apk
125
0.83
Watts
W/
°
C
Operating and Storage Temperature Range
TJ, Tstg
EAS
–55 to 175
°
C
mJ
Single Pulse Drain–to–Source Avalanche Energy — STARTING TJ = 25
°
C
(VDD = 25 Vdc, VGS = 10 Vdc, PEAK IL = 30 Apk, L = 1.0 mH, RG = 25
)
Thermal Resistance — Junction to Case
Thermal Resistance
— Junction to Ambient
450
R
θ
JC
R
θ
JA
TL
1.2
62.5
°
C/W
Maximum Lead Temperature for Soldering Purposes, 1/8
″
from Case for 10 seconds
260
°
C
Designer’s Data for “Worst Case” Conditions
— The Designer’s Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit
curves — representing boundaries on device characteristics — are given to facilitate “worst case” design.
E–FET, Designer’s and TMOS V are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.
Preferred
devices are Motorola recommended choices for future use and best overall value.
REV 2
Order this document
by MTP30P06V/D
SEMICONDUCTOR TECHNICAL DATA
TMOS POWER FET
30 AMPERES
60 VOLTS
RDS(on) = 0.080 OHM
Motorola Preferred Device
D
S
G
CASE 221A–06, Style 5
TO–220AB
TM