參數(shù)資料
型號(hào): MT9196APR1
廠商: ZARLINK SEMICONDUCTOR INC
元件分類: 通信及網(wǎng)絡(luò)
英文描述: Integrated Digital Phone Circuit (IDPC)
中文描述: SPECIALTY TELECOM CIRCUIT, PQCC28
封裝: LEAD FREE, PLASTIC, MS-018AB, LCC-28
文件頁(yè)數(shù): 14/46頁(yè)
文件大?。?/td> 631K
代理商: MT9196APR1
MT9196
Data Sheet
14
Zarlink Semiconductor Inc.
The D-Channel read register is not preset to any particular value on power-up (PWRST) or software reset (RST).
b. A microport write to Address 15hex will result in a byte of data being loaded which is composed of four di-
bits (designated by roman numerals I, II, III, IV). These di-bits are destined for the two D-Channel bits
transmitted during each of frames n+1, n+2, n+3, n+4. Referring to Fig.8a: di-bit I is mapped to frame
n+1, di-bit II is mapped to frame n+2, di bit III is mapped to frame n+3 and di bit IV is mapped to frame
n+4.
If no new data is written to address 15hex, the current D-channel register contents will be continuously re-
transmitted. The D-Channel write register is preset to all ones on power-up (PWRST) or software reset (RST).
An interrupt output is provided (IRQ) to synchronize microprocessor access to the D-Channel register during valid
ST-BUS periods only. IRQ will occur every fourth (eighth in 8 kb/s mode) ST-BUS frame at the beginning of the third
(second in 8 kb/s mode) ST-BUS bit cell period. The interrupt will be removed following a microprocessor Read or
Write of Address 15 hex or upon encountering the following frames’s FP input, whichever occurs first. To ensure D-
Channel data integrity, microport read/write access to Address 15 hex must occur before the following frame pulse.
See Figure 8b for timing.
8 kb/s operation expands the interrupt to every eight frames and processes data one-bit-per-frame. D-Channel
register data is mapped according to Figure 8c.
Figure 8a - D-Channel 16 kb/s Operation
n-3
n-2
n-1
n
n+1
n+2
n+3
n+4*
Microport Read/Write Access
D0
D1
I
D2
D3
II
D4
D5
III
D6
Di-bit Group
Transmit
D-Channel
D7
IV
D0
D1
I
D2
Power-up reset to 1111 1111
D3
II
D4
D5
III
D6
D7
IV
No preset value
* note that frame n+4 is equivalent to frame n of the next cycle.
IRQ
FP
DSTo/
DSTi
Di-bit Group
Receive
D-Channel
相關(guān)PDF資料
PDF描述
MT9196AS1 Integrated Digital Phone Circuit (IDPC)
MT9196ASR Integrated Digital Phone Circuit (IDPC)
MT9196ASR1 Integrated Digital Phone Circuit (IDPC)
MT9173AN1 Digital Subscriber Interface Circuit with RxSB Digital Network Interface Circuit with RxSB
MT9173AP1 Digital Subscriber Interface Circuit with RxSB Digital Network Interface Circuit with RxSB
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9196AS 制造商:Microsemi Corporation 功能描述:
MT9196AS1 制造商:Microsemi Corporation 功能描述:INTEGRATED DGTL PHONE CIRCUIT (IDPC) 28SOIC - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL TELEPHONE CIRCUIT 28SOIC 制造商:Microsemi Corporation 功能描述:IC DGTL TELEPHONE CIRCUIT 28SOIC
MT9196ASR 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Integrated Digital Phone Circuit (IDPC)
MT9196ASR1 制造商:Microsemi Corporation 功能描述:PB FREE NTEGRATED DIGITAL PHONE 制造商:Microsemi Corporation 功能描述:INTEGRATED DGTL PHONE CIRCUIT (IDPC) 28PLCC - Tape and Reel 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL TELEPHONE CIRCUIT 28SOIC 制造商:Microsemi Corporation 功能描述:IC DGTL TELEPHONE CIRCUIT 28SOIC
MT91L60 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:3 Volt Multi-Featured Codec (MFC)