參數(shù)資料
型號: MT9196AE1
廠商: ZARLINK SEMICONDUCTOR INC
元件分類: 通信及網絡
英文描述: Integrated Digital Phone Circuit (IDPC)
中文描述: SPECIALTY TELECOM CIRCUIT, PDIP28
封裝: 0.600 INCH, LEAD FREE, PLASTIC, MS-011AB, DIP-28
文件頁數(shù): 11/46頁
文件大?。?/td> 631K
代理商: MT9196AE1
MT9196
Data Sheet
11
Zarlink Semiconductor Inc.
port Motorola controller configuration usually supports full-duplex communication, only half-duplex communication
is possible in IDPC. The micro must discard non-valid data which it clocks in during a valid write transfer to IDPC.
During a valid read transfer from IDPC data simultaneously clocked out by the micro is ignored by IDPC.
All data transfers through the microport are two-byte transfers requiring the transmission of a Command/Address
byte followed by the data byte written or read from the addressed register. CS
must remain asserted for the duration
of this two-byte transfer. As shown in Figures 5 and 6 the falling edge of CS
indicates to the IDPC that a microport
transfer is about to begin. The first 8 clock cycles of SCLK after the falling edge of CS
are always used to receive
the Command/Address byte from the microcontroller. The Command/Address byte contains information detailing
whether the second byte transfer will be a read or a write operation and at what address. The next 8 clock cycles
are used to transfer the data byte between the IDPC and the microcontroller. At the end of the two-byte transfer CS
is brought high again to terminate the session. The rising edge of CS
will tri-state the output driver of DATA1 which
will remain tri-stated as long as CS
is high.
Intel processors utilize least significant bit first transmission while Motorola/National processors employ most
significant bit first transmission. The IDPC microport automatically accommodates these two schemes for normal
data bytes. However, to ensure timely decoding of the R/W and address information, the Command/Address byte is
defined differently for Intel operation than it is for Motorola/National operation. Refer to the relative timing diagrams
of Figures 5 and 6.
Receive data is sampled on the rising edge of SCLK while transmit data is made available concurrent with the
falling edge of SCLK.
Detailed microport timing is shown in Figure 15.
Figure 5 - Serial Port Relative Timing for Intel Mode 0
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
X
X
A
4
A
3
A
2
A
1
A
0
R/W
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
Delays due to internal processor timing which are transparent to IDPC.
The IDPC:- latches received data on the rising edge of SCLK.
- outputs transmit data on the falling edge of SCLK.
y
The falling edge of CS indicates that a COMMAND/ADDRESS byte will be transmitted from the microprocessor. The
subsequent byte is always data until terminated via CS returning high.
A new COMMAND/ADDRESS byte may be loaded only by CS cycling high then low again.
The COMMAND/ADDRESS byte contains:
1 bit - Read/Write
5 bits - Addressing Data
2 bits - Unused
y
COMMAND/ADDRESS
DATA INPUT/OUTPUT
COMMAND/ADDRESS:
DATA 1
RECEIVE
DATA 1
TRANSMIT
SCLK
CS
D
7
D
0
相關PDF資料
PDF描述
MT92220 1023 Channel Voice Over IP/AAL2 Processor
MT9300B Multi-Channel Voice Echo Canceller
MT9300BL Multi-Channel Voice Echo Canceller
MT9300BV Multi-Channel Voice Echo Canceller
MT9315 CMOS Acoustic Echo Canceller
相關代理商/技術參數(shù)
參數(shù)描述
MT9196AP 制造商:Microsemi Corporation 功能描述:
MT9196AP1 制造商:Microsemi Corporation 功能描述:INTEGRATED DGTL PHONE CIRCUIT (IDPC) 28PLCC - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL TELEPHONE CIRCUIT 28PLCC 制造商:Microsemi Corporation 功能描述:IC DGTL TELEPHONE CIRCUIT 28PLCC
MT9196APR 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Integrated Digital Phone Circuit (IDPC)
MT9196APR1 制造商:Microsemi Corporation 功能描述:INTEGRATED DGTL PHONE CIRCUIT (IDPC) 28PLCC - Tape and Reel 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL TELEPHONE CIRCUIT 28PLCC 制造商:Microsemi Corporation 功能描述:IC DGTL TELEPHONE CIRCUIT 28PLCC
MT9196AS 制造商:Microsemi Corporation 功能描述: