- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT9162AN1 (ZARLINK SEMICONDUCTOR INC) 5 Volt Single Rail Codec PDF資料下載
參數(shù)資料
| 型號(hào)： | MT9162AN1 |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 編解碼器 |
| 英文描述： | 5 Volt Single Rail Codec |
| 中文描述： | A/MU-LAW, PROGRAMMABLE CODEC, PDSO20 |
| 封裝： | 5.30 MM, SSOP-20 |
| 文件頁數(shù)： | 5/22頁 |
| 文件大?。?/td> | 568K |
| 代理商： | MT9162AN1 |
MT9162
Data Sheet
5
Zarlink Semiconductor Inc.
SSI Mode
The SSI BUS consists of input and output serial data streams named Din and Dout respectively, a Clock input
signal (CLOCKin), and a framing strobe input (STB). A 4.096 MHz master clock is also required for SSI operation if
the bit clock is less than 512 kHz. The timing requirements for SSI are shown in Figures 5 & 6.
In SSI mode the MT9162 supports only B-Channel operation. Hence, in SSI mode transmit and receive B-Channel
data are always in the channel defined by the STB input.
The data strobe input STB determines the 8-bit timeslot used by the device for both transmit and receive data. This
is an active high signal with an 8 kHz repetition rate.
SSI operation is separated into two categories based upon the data rate of the available bit clock. If the bit clock is
512 kHz or greater then it is used directly by the internal MT9162 functions allowing synchronous operation. If the
available bit clock is 128 kHz or 256 kHz, then a 4096 kHz master clock is required to derive clocks for the internal
MT9162 functions.
Applications where Bit Clock (BCL) is below 512 kHz are designated as asynchronous. The MT9162 will re-align its
internal clocks to allow operation when the external master and bit clocks are asynchronous. Control pins CSL2,
CSL1 and CSL0 are used to program the bit rates.
Figure 3 - Audio Gain Partitioning
For synchronous operation, data is sampled from Din, on the falling edge of BCL during the time slot defined by the
STB input. Data is made available, on Dout, on the rising edge of BCL during the time slot defined by the STB input.
Dout is tri-stated at all times when STB is not true. If STB is valid, then quiet code will be transmitted on Dout during
the valid strobe period. There is no frame delay through the PCM serial circuit for synchronous operation.
Serial
Port
Filter/Codec and Analog Interface
PCM
D
in
Receive
Filter Gain
0 dB
Receiver
Driver
-2.05 dB
Aout +
Aout-
20k
Internal To Device
External To Device
AIN+
AIN-
Transmit
Gain
8.42 dB
Transmit Gain
-0.37 dB
Transmit Filter
Gain
0 to +7 dB
(1 dB steps)
PCM
Analog
Input
D
out
Decoder
Encoder
2.05 dB
-2.05 dB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9171AE1 | Digital Subscriber Interface Circuit Digital Network Interface Circuit |
| MT9171 | ISO2-CMOS ST-BUS FAMILY |
| MT9171AE | ISO2-CMOS ST-BUS FAMILY |
| MT9171AN | ISO2-CMOS ST-BUS FAMILY |
| MT9171AP | ISO2-CMOS ST-BUS FAMILY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9162AS | 制造商:Microsemi Corporation 功能描述:CODEC 20SOIC W - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC CODEC MFC 5V 20SOIC 制造商:Microsemi Corporation 功能描述:IC CODEC MFC 5V 20SOIC |
| MT9171 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:ISO2-CMOS ST-BUS FAMILY |
| MT9171_06 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Subscriber Interface Circuit Digital Network Interface Circuit |
| MT9171AE | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:ISO2-CMOS ST-BUS FAMILY |
| MT9171AE1 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Subscriber Interface Circuit Digital Network Interface Circuit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。