- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT90871 (Zarlink Semiconductor Inc.) Flexible 8K Digital Switch (F8KDX) PDF資料下載
參數(shù)資料
| 型號： | MT90871 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Flexible 8K Digital Switch (F8KDX) |
| 中文描述： | 靈活的8K的數(shù)字交換機(jī)（F8KDX） |
| 文件頁數(shù)： | 47/65頁 |
| 文件大?。?/td> | 639K |
| 代理商： | MT90871 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
Data Sheet
MT90871
47
Zarlink Semiconductor Inc.
13.10
Backplane Bit Error Rate (BER) Registers
13.10.1
Backplane BER Start Send Register (BBSSR)
Address 00C8h
Backplane BER Start Send Register defines the output channel and the stream in which the BER sequence is
transmitted. The
BBSSR
register is configured as follows:
13.10.2
Backplane Transmit BER Length Register (BTXBLR)
Address 00C9h
Backplane Transmit BER Length Register (
BTXBLR
) defines how many channels in each frame the BER sequence
will be transmitted. The
BTXBLR
register is configured as follows:
13.10.3
Backplane Receive BER Length Register (BRXBLR)
Address 00CAh
Backplane Receive BER Length Register (
BRXBLR
) defines how many channels in each frame the BER sequence
will be transmitted. The
BRXBLR
register is configured as follows:
Bit
Name
Reset
Description
15-13
Reserved
0
Reserved.
12-9
BBSSA(3:0)
0
Backplane BER Send Stream Address Bits
The binary value of these bits define the Backplane output stream to
transmit the BER data.
8-0
BBSCA(8:0)
0
Backplane BER Send Channel Address Bits
The binary value of these bits define the Backplane output Start
Channel in which the BER data is transmitted.
Table 33- Backplane BER Start Send Register (BBSSR) Bits
Bit
Name
Reset
Description
15-8
Reserved
0
Reserved.
7-0
BTXBL(7:0)
0
Backplane Transmit BER Length Bits
The binary value of these bits define the number of channels in addition to the
Start Channel allocated for the BER Transmitter. (i.e. Total Channels = Start
Channel + BTXBL value)
Table 34- Backplane Transmit BER Length (BTXBLR) Bits
Bit
Name
Reset
Description
15-8
Reserved
0
Reserved.
7-0
BRXBL(7:0)
0
Backplane Receive BER Length Bits
The binary value of these bits define the number of channels in addition to
the Start Channel allocated for the BER receiver. (i.e. Total Channels = Start
Channel + BRXBL value)
Table 35- Backplane Receive BER Length (BRXBLR) Bits
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90883 | TDM to Packet Processors |
| MT91600 | Programmable SLIC |
| MT91600AN | Programmable SLIC |
| MT91600AN1 | Programmable SLIC |
| MT91600ANR | Programmable SLIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90871AV | 制造商:Microsemi Corporation 功能描述:FLEXIBLE 8K DIGITAL SWITCH 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F8KDX 196PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F8KDX 196PBGA |
| MT90871AV2 | 制造商:Microsemi Corporation 功能描述:PB FREE FLEXIBLE 8K DIGITAL SWITCH - Bulk 制造商:Microsemi Corporation 功能描述:IC, TDM SWITCH 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F8KDX 196PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F8KDX 196PBGA |
| MT90880 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880B | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880B/IG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。