- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383645 > MT9075 (Mitel Networks Corporation) E1 Single Chip Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | MT9075 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | E1 Single Chip Transceiver |
| 中文描述： | 素E1單芯片收發(fā)器 |
| 文件頁(yè)數(shù)： | 48/78頁(yè) |
| 文件大?。?/td> | 1008K |
| 代理商： | MT9075 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)當(dāng)前第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)
MT9075A
Preliminary Information
4-176
Table 46 - PRBS Error Counter
(Page 04H, Address 10H)
Bit
Name
Functional Description
7 - 0
PS7-0
PRBS Error Counter.
This counter
is incremented for each PRBS error
detected on any of the receive
channels connected to the PRBS
error detector.
Bit
Name
Functional Description
7 - 0
PSM7-0
CRC
PRBS.
This counter is incremented
for each received CRC multiframe.
It is cleared when the PRBS Error
Counter is written to.
Multiframe
Counter
for
Table 47 - CRC Multiframe Counter for PRBS
(Page 04H, Address 11H)
Bit
Name
Functional Description
7 - 0
IV7 -IV0
Interrupt Vector.
The interrupt
vector status word contains an
interrupt vector that indicates the
category of the last interrupt as
shown in Table 11.
Table 48 - Interrupt Vector Status Word
(Page 04H, Address 12H)
Bit
Name
Functional Description
7 - 2
---
Unused
1 - 0
EC9-8
E Bit Error Counter.
The most
significant 2 bits of the E bit error
counter.
Table 49 - E bit Error Counter
(Page 04H, Address 13H)
Bit
Name
Functional Description
7 - 0
EC7-0
E bit Error Counter.
The least
significant eight bits of the E-bit
error counter.
Table 50 - E bit Error Counter
(Page 04H, Address 14H)
Bit
Name
Functional Description
7 - 0
JFC7
-
JFC0
Jitter FIFO Counter.
This is an 8 bit
counter that is incremented when
the FIFO read pointer comes within
4 words of an underflow or overflow
condition. During this time the read
clock will abruptly slow-down or
speed-up to avoid an overflow or
underflow condition.
Table 51 - Jitter FIFO Counter
(Page 04H, Address 15H)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9075A | E1 Single Chip Transceiver |
| MT9075AL | E1 Single Chip Transceiver |
| MT9075AP | E1 Single Chip Transceiver |
| MT9075BL | E1 Single Chip Transceiver |
| MT9075BP | E1 Single Chip Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9075A | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:E1 Single Chip Transceiver |
| MT9075AL | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:E1 Single Chip Transceiver |
| MT9075AP | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:E1 Single Chip Transceiver |
| MT9075B | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:E1 Single Chip Transceiver |
| MT9075B-1 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:E1 Single Chip Transceiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。