參數(shù)資料
型號(hào): MT8952BE
廠商: Mitel Networks Corporation
英文描述: ISO-CMOS ST-BUS⑩ FAMILY HDLC Protocol Controller
中文描述: 異意法半導(dǎo)體的CMOS總線⑩家庭HDLC協(xié)議控制器
文件頁數(shù): 2/22頁
文件大小: 397K
代理商: MT8952BE
MT8952B
ISO-CMOS
3-62
Figure 2 - Pin Connections
Pin Description
Pin No.
Name
Description
1
TxCEN
Transmit Clock Enable -
This active LOW input enables the transmit section in the External
Timing Mode. When LOW, CDSTo is enabled and when HIGH, CDSTo is in high impedance
state. If the Protocol Controller is in the Internal Timing Mode, this input is ignored.
2
RxCEN
Receive Clock Enable -
This active LOW input enables the receive section in the External
Timing Mode. When LOW, CDSTi is enabled and when HIGH, the clock to the receive
section is inhibited. If the Protocol Controller is in the Internal Timing Mode, this input is
ignored.
3
CDSTo
C and D channel Output in ST-BUS format
- This is the serial formatted data output from
the transmitter in NRZ form. It is in ST-BUS format if the Protocol Controller is in Internal
Timing Mode with the data in selected timeslots (0,2,3 and 4) and the C-channel information
in timeslot No. 1. If the Protocol Controller is in External Timing Mode, the formatted data is
output on the rising edge of the clock (CKi) when TxCEN LOW. If TxCEN is HIGH, CDSTo is
in high impedance state.
4
CDSTi
C and D channel Input in ST-BUS format -
This is the serial formatted data input to the
receiver in NRZ form. It must be in ST-BUS format if the Protocol Controller is in Internal
Timing Mode with the input data in selected timeslots (0,2,3 and 4) and the C-channel
information in timeslot No.1. If the Controller is in External Timing Mode, the serial input
data is sampled on the falling edge of the clock CKi when RxCEN is LOW. If RxCEN is
HIGH, the clock to receive section is inhibited.
5
WD
Watch-Dog Timer output
- Normally a HIGH level output, going LOW if the Watchdog timer
times out or if the external reset (RST) is held LOW. The WD output remains LOW as long
as RST is held LOW.
6
IRQ
Interrupt Request Output (Open Drain) -
This active LOW output notifies the controlling
microprocessor of an interrupt request. It goes LOW only when the bits in the Interrupt
Enable Register are programmed to acknowledge the source of the interrupt as defined in
the Interrupt Flag Register.
7-10
A0-A3
Address Bus Inputs
- These bits address the various registers in the Protocol Controller.
They select the internal registers in conjunction with CS, R/W inputs and E Clock. (Refer to
Table 1.)
28 PIN PLCC
TxCEN
RxCEN
CDSTo
CDSTi
WD
IRQ
A0
A1
A2
A3
CS
E
R/W
VSS
VDD
RST
F0i
CKi
TEOP
REOP
D7
D6
D5
D4
D3
D2
D1
D0
28 PIN PDIP/CERDIP/SOIC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
28
27
26
25
24
23
22
21
4
5
6
7
8
9
10
11
25
24
23
22
21
20
19
C
CKi
TEOP
REOP
D7
D6
D5
D4
WD
IRQ
A0
A1
A2
A3
CS
D
3
2
1
2
2
2
1
1
1
1
1
1
1
C
R
T
V
R
F
E
R
V
D
D
D
相關(guān)PDF資料
PDF描述
MT8952BP ISO-CMOS ST-BUS⑩ FAMILY HDLC Protocol Controller
MT8952BS ISO-CMOS ST-BUS⑩ FAMILY HDLC Protocol Controller
MT8952 ISO-CMOS ST-BUS⑩ FAMILY HDLC Protocol Controller
MT8952B ISO-CMOS ST-BUS⑩ FAMILY HDLC Protocol Controller
MT8952B-1 ISO-CMOS ST-BUS⑩ FAMILY HDLC Protocol Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT8952BE1 制造商:Microsemi Corporation 功能描述:PB FREE HDLC CONTROLLER, PLASTIC - Rail/Tube 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE HDLC CONTROLLER, PLASTIC - Rail/Tube
MT8952BP 制造商:Microsemi Corporation 功能描述: 制造商:ZARLINK 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述:
MT8952BP1 制造商:Microsemi Corporation 功能描述:PB FREE HDLC CONTROLLER, PLCC - Rail/Tube 制造商:Microsemi Corporation 功能描述:HDLC CONTROLLER, PLCC PB-FREE
MT8952BPR 制造商:Microsemi Corporation 功能描述:
MT8952BPR1 制造商:Microsemi Corporation 功能描述:PB FREE HDLC CONTROLLER, PLCC - Tape and Reel 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE HDLC CONTROLLER, PLCC - Tape and Reel