- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383643 > MT8940 (Mitel Networks Corporation) ISO-CMOS ST-BUS⑩ FAMILY T1/CEPT Digital Trunk PLL PDF資料下載
參數(shù)資料
| 型號： | MT8940 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | ISO-CMOS ST-BUS⑩ FAMILY T1/CEPT Digital Trunk PLL |
| 中文描述： | 異意法半導(dǎo)體的CMOS總線⑩家庭T1/CEPT數(shù)字集群鎖相環(huán) |
| 文件頁數(shù)： | 8/16頁 |
| 文件大?。?/td> | 299K |
| 代理商： | MT8940 |
MT8940
ISO-CMOS
3-34
Figure 5 - Synchronization at the Slave End of the T1 Transmission Link
Figure 6 - Synchronization at the Master End of the CEPT Digital Transmission Link
Crystal Clock
(12.355 MHz
±
100 ppm)
MT8940
MS0
MS1
MS2
MS3
F0i
C12i
EN
CV
C8Kb
C16i
EN
C4o
EN
C2o
Ai
Bi
V
SS
V
DD
CV
C4b
C2o
F0b
Y
o
RST
MH89760
C1.5i
C2i
F0i
RxA
RxB
RxD
DSTi
DSTo
CSTi
CSTo
TxT
TxR
RxT
RxR
MT8980/81
ST-BUS
SWITCH
T1
LINK
(1.544 Mbps)
Mode of Operation for the MT8940
DPLL #1 - NORMAL (MS1=0)
DPLL #2 - NORMAL (MS0=0; MS1=0; MS2=1; MS3=1)
Crystal Clock
(16.388 MHz
±
32 ppm)
TRANSMIT
RECEIVE
MT8940
MS0
MS1
MS2
MS3
F0i
C12i
EN
CV
C8Kb
C16i
EN
C4o
EN
C2o
Ai
Bi
V
SS
V
DD
C4b
C2o
F0b
Y
o
RST
MH89790
C2i
F0i
RxA
RxB
RxD
DSTi
DSTo
CSTi0
CSTi1
CSTo
OUTA
OUTB
RxT
TRANSMIT
RECEIVE
MT8980/81
ST-BUS
SWITCH
RxR
CEPT
PRIMARY
MULTIPLEX
DIGITAL
LINK
4.096 MHz
System Clock
(ST-BUS
Compatible)
Mode of Operation for the MT8940
DPLL #1 - NOT USED
DPLL #2 - OVERRIDE MAJOR MODES (MS0=X; MS1=X
MS2=1; MS3=0)
Generation of ST-BUS Timing Signals
The MT8940 can source the properly formatted ST-
BUS timing and control signals with no external
inputs except the crystal clock. This can be used as
the standard timing source for ST-BUS systems or
any other system with similar clock requirements.
Figure 8 shows two such applications using only
DPLL #2. In one case, the MT8940 is in FREE-RUN
mode with an oscillator input of 16.388 MHz. This
forces the DPLL to correct at a rate of 4 kHz to
maintain the ST-BUS clocks, which therefore, will be
jittered. In the other case, the oscillator input is
16.384 MHz (exactly eight times the output
frequency) and DPLL #2 operates in NORMAL mode
with C8Kb input tied HIGH. Since no corrections are
necessary, the output is free from jitter. DPLL #1 is
completely free in both cases and available for any
other purpose.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT8940-1 | ISO-CMOS ST-BUS⑩ FAMILY T1/CEPT Digital Trunk PLL |
| MT8940AC | T1/CEPT Digital Trunk PLL |
| MT8940AE | ISO-CMOS ST-BUS⑩ FAMILY T1/CEPT Digital Trunk PLL |
| MT8941B | Advanced T1/CEPT Digital Trunk PLL(先進的T1/CEPT數(shù)字中繼鎖相環(huán)) |
| MT8941B | CMOS ST-BUS⑩ FAMILY Advanced T1/CEPT Digital Trunk PLL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT8940-1 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO-CMOS ST-BUS⑩ FAMILY T1/CEPT Digital Trunk PLL |
| MT8940AC | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/CEPT Digital Trunk PLL |
| MT8940AE | 制造商:MITEL 功能描述: |
| MT8941 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Advanced T1/CEPT Digital Trunk PLL |
| MT8941AE | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS ST-BUS⑩ FAMILY Advanced T1/CEPT Digital Trunk PLL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。