- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384756 > MT48LC8M16A2FC-8EIT (Micron Technology, Inc.) SYNCHRONOUS DRAM PDF資料下載
參數(shù)資料
| 型號： | MT48LC8M16A2FC-8EIT |
| 廠商： | Micron Technology, Inc. |
| 英文描述： | SYNCHRONOUS DRAM |
| 中文描述： | 同步DRAM |
| 文件頁數(shù)： | 9/59頁 |
| 文件大?。?/td> | 1822K |
| 代理商： | MT48LC8M16A2FC-8EIT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
9
128Mb: x4, x8, x16 SDRAM
128MSDRAM_E.p65
–
Rev. E; Pub. 1/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2001, Micron Technology, Inc.
128Mb: x4, x8, x16
SDRAM
FUNCTIONAL DESCRIPTION
In general, the 128Mb SDRAMs (8 Meg x 4 x 4 banks,
4 Meg x 8 x 4 banks and 2 Meg x 16 x 4 banks) are quad-
bank DRAMs that operate at 3.3V and include a synchro-
nous interface (all signals are registered on the positive
edge of the clock signal, CLK). Each of the x4’s 33,554,432-
bit banks is organized as 4,096 rows by 2,048 columns by
4 bits. Each of the x8’s 33,554,432-bit banks is organized
as 4,096 rows by 1,024 columns by 8 bits. Each of the x16’s
33,554,432-bit banks is organized as 4,096 rows by 512
columns by 16 bits.
Read and write accesses to the SDRAM are burst ori-
ented; accesses start at a selected location and continue
for a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an AC-
TIVE command, which is then followed by a READ or
WRITE command. The address bits registered coincident
with the ACTIVE command are used to select the bank
and row to be accessed (BA0 and BA1 select the bank, A0-
A11 select the row). The address bits (x4: A0-A9, A11; x8:
A0-A9; x16: A0-A8) registered coincident with the READ
or WRITE command are used to select the starting col-
umn location for the burst access.
Prior to normal operation, the SDRAM must be initial-
ized. The following sections provide detailed informa-
tion covering device initialization, register definition,
command descriptions and device operation.
Initialization
SDRAMs must be powered up and initialized in a
predefined manner. Operational procedures other than
those specified may result in undefined operation. Once
power is applied to V
DD
and V
DD
Q (simultaneously) and
the clock is stable (stable clock is defined as a signal
cycling within timing constraints specified for the clock
pin), the SDRAM requires a 100μs delay prior to issuing
any command other than a COMMAND INHIBIT or NOP.
Starting at some point during this 100μs period and con-
tinuing at least through the end of this period, COM-
MAND INHIBIT or NOP commands should be applied.
Once the 100μs delay has been satisfied with at least
one COMMAND INHIBIT or NOP command having been
applied, a PRECHARGE command should be applied. All
banks must then be precharged, thereby placing the
device in the all banks idle state.
Once in the idle state, two AUTO REFRESH cycles
must be performed. After the AUTO REFRESH cycles are
complete, the SDRAM is ready for mode register pro-
gramming. Because the mode register will power up in an
unknown state, it should be loaded prior to applying any
operational command.
Register Definition
MODE REGISTER
The mode register is used to define the specific mode
of operation of the SDRAM. This definition includes the
selection of a burst length, a burst type, a CAS latency, an
operating mode and a write burst mode, as shown in
Figure 1. The mode register is programmed via the LOAD
MODE REGISTER command and will retain the stored
information until it is programmed again or the device
loses power.
Mode register bits M0-M2 specify the burst length,
M3 specifies the type of burst (sequential or interleaved),
M4-M6 specify the CAS latency, M7 and M8 specify the
operating mode, M9 specifies the write burst mode, and
M10 and M11 are reserved for future use.
The mode register must be loaded when all banks are
idle, and the controller must wait the specified time
before initiating the subsequent operation. Violating ei-
ther of these requirements will result in unspecified op-
eration.
Burst Length
Read and write accesses to the SDRAM are burst ori-
ented, with the burst length being programmable, as
shown in Figure 1. The burst length determines the maxi-
mum number of column locations that can be accessed
for a given READ or WRITE command. Burst lengths of 1,
2, 4, or 8 locations are available for both the sequential
and the interleaved burst types, and a full-page burst is
available for the sequential type. The full-page burst is
used in conjunction with the BURST TERMINATE com-
mand to generate arbitrary burst lengths.
Reserved states should not be used, as unknown op-
eration or incompatibility with future versions may re-
sult.
When a READ or WRITE command is issued, a block of
columns equal to the burst length is effectively selected.
All accesses for that burst take place within this block,
meaning that the burst will wrap within the block if a
boundary is reached. The block is uniquely selected by
A1-A9, A11 (x4), A1-A9 (x8), or A1-A8 (x16) when the burst
length is set to two; by A2-A9, A11 (x4), A2-A9 (x8), or A2-
A8 (x16) when the burst length is set to four; and by A3-A9,
A11 (x4), A3-A9 (x8), or A3-A8 (x16) when the burst length
is set to eight. The remaining (least significant) address
bit(s) is (are) used to select the starting location within
the block. Full-page bursts wrap within the page if the
boundary is reached.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT48LC8M16A2FC-8EL | SYNCHRONOUS DRAM |
| MT48LC8M16A2FC-8ELIT | SYNCHRONOUS DRAM |
| MT48LC8M16A2TG-75 | SYNCHRONOUS DRAM |
| MT48LC8M16A2TG-75IT | SYNCHRONOUS DRAM |
| MT48LC8M16A2TG-75L | SYNCHRONOUS DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT48LC8M16A2FC-8EL | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SYNCHRONOUS DRAM |
| MT48LC8M16A2FC-8ELIT | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SYNCHRONOUS DRAM |
| MT48LC8M16A2P-6A | 制造商:Micron Technology Inc 功能描述:SDRAM 128MBIT 167MHZ 54TSOP 制造商:Micron Technology Inc 功能描述:SDRAM, 128MBIT, 167MHZ, 54TSOP 制造商:Micron Technology Inc 功能描述:SDRAM, 128MBIT, 167MHZ, 54TSOP; Memory Type:DRAM - Synchronous; Memory Configuration:8M x 16bit; Access Time:6ns; Memory Case Style:TSOPII; No. of Pins:54; Interface Type:-; Operating Temperature Min:0C; Operating Temperature ;RoHS Compliant: Yes |
發(fā)布緊急采購，3分鐘左右您將得到回復。