- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359228 > MT352CGGP2Q (Zarlink Semiconductor Inc.) COFDM Demodulator PDF資料下載
參數(shù)資料
| 型號： | MT352CGGP2Q |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | COFDM Demodulator |
| 中文描述： | COFDM解調(diào)器 |
| 文件頁數(shù)： | 16/24頁 |
| 文件大?。?/td> | 478K |
| 代理商： | MT352CGGP2Q |
MT352
Data Sheet
16
Zarlink Semiconductor Inc.
After decoding the 188-byte MPEG packet, it is output on the MDO pins in 188 consecutive clock cycles.
Additionally when the ENTEI bit in the CONFIG register (0x8A) is set high (default), the TEI bit of any uncorrectable
packet will automatically be set to '1'. If ENTEI bit is low then TEI bit will not be changed (but note that if this bit is
already 1, for example, due to a channel error which has not been corrected, it will remain high at output).
3.3.2 MPEG data output signals
The MPEGEN bit in the CONFIG register must be set low to enable the MPEG data. The maximum movement in
the packet synchronization byte position is limited to ±1 output clock period. MOCLK will be a continuously running
clock once symbol lock has been achieved, and is derived from the symbol clock. In Figure 8, MOCLK is shown in
with MOCLKINV = '1', the default state.
All output data and signals (MDO[7:0], MOSTRT, MOVAL & BKERR) change on the negative edge of MOCLK
(MOCLKINV = 1) to present stable data and signals on the positive edge of the clock.
A complete packet is output on MDO[7:0] on 188 consecutive clocks and the MDO[7:0] pins will remain low during
the inter-packet gaps. MOSTRT goes high for the first byte clock of a packet. MOVAL goes high on the first byte of
a packet and remains high until the last byte has been clocked out. BKERR goes low on the first byte of a packet
where uncorrectable bytes are detected and will remain low until the last byte has been clocked out.
Figure 8 - MPEG Output Data Waveforms
3.3.3 MPEG Output Timing
Maximum delay conditions: VDD = 3.0 V, CVDD = 1.62 V, Tamb = 70
o
C, Output load = 10 pF
Minimum delay conditions: VDD = 3.6 V, CVDD = 1.98 V, Tamb = 0
o
C, Output load = 10 pF
MOCLK frequency = 61.44 MHz.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT352GP1N | COFDM Demodulator |
| MT3530 | BELL 103/V.21 SINGLE CHIP MODEM |
| MT3530BE | BELL 103/V.21 SINGLE CHIP MODEM |
| MT3LST3264G-11 | x64 Interleaved Burst Mode SRAM Module |
| MT3LST3264G-12 | x64 Interleaved Burst Mode SRAM Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT352GP1N | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:COFDM Demodulator |
| MT3530 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:BELL 103/V.21 SINGLE CHIP MODEM |
| MT3530BE | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:BELL 103/V.21 SINGLE CHIP MODEM |
| MT3560A-UHR2 | 制造商:MARKTECH 制造商全稱:Marktech Corporate 功能描述:Red Visible Emitter |
| MT35-H | 制造商:Tamura Corporation of America 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。