- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98045 > MSM9225GA-2K (OKI ELECTRIC INDUSTRY CO LTD) 2 CHANNEL(S), 1M bps, LOCAL AREA NETWORK CONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | MSM9225GA-2K |
| 廠商： | OKI ELECTRIC INDUSTRY CO LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, LOCAL AREA NETWORK CONTROLLER, PQFP44 |
| 封裝： | 9 X 10 MM, 0.80 MM PITCH, PLASTIC, QFP-44 |
| 文件頁數(shù)： | 34/74頁 |
| 文件大?。?/td> | 487K |
| 代理商： | MSM9225GA-2K |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
Semiconductor
MSM9225
4/73
PIN DESCRIPTIONS
Symbol
Type
CS
I
Description
Chip select pin. When "L", PALE, PWR, PRD/SRW, SCLK and SDO pins are valid.
Pin
10
A7-0
I
Address bus pins (when using separate buses). If used with a multiplexed bus or if
used in the serial mode, fix these pins at "H" or "L" levels.
41-44,
1-4
AD7-0
/D7-0
I/O
Multiplexed bus: Address/data pins
Separate buses: Data pins
If used in the serial mode, fix these pins at "H" or "L" levels.
31-38
PWR
I
Write input pin during parallel mode. Data is captured when this pin is at a "L" level.
If used in the serial mode, fix this pin at a "H" or "L" level.
26
RPD/SRW
I
Parallel mode: Read signal pin.
When at a "L" level, data is output from the data pin.
Serial mode: Read/write signal pin.
When at a "H" level, data is output from the SDO pin.
When at a "L" level, the SDO pin is at high impedance, and data is captured beginning
with the second byte of data input from the SDI pin.
9
PALE
I
Address latch signal pin.
When at a "H" level, addresses are captured.
If used in the parallel mode and the address latch signal is unnecessary or in the
serial mode, fix this pin at a "H" or "L" level.
27
SDI
I
Serial data input pin.
Addresses (1st byte) and data (beginning from the 2nd byte) are input to this pin,
LSB first. If used in the parallel mode, fix this pin at a "H" or "L" level.
7
SDO
O
Serial data output pin.
When the CS pin is at a "H" level, this pin is at high impedance. When CS is at a "L"
level, data is output from this pin LSB first.
If used in the parallel mode, fix this pin at a "H" or "L" level.
5
SCLK
I
Shift clock input pin for serial data.
At the rising edge of the shift clock, SDI pin data is captured. At the falling edge, data
is output from the SDO pin.
8
PRDY
/SWAIT
O
Ready output pin.
If the microcontroller's bus cycle is fast, a signal is output to extend the bus cycle
until the internal access is completed.
16
Parallel mode
Serial mode
Internal access in progress
After completion of access
"L" level output
High impedance output
"H" level output
"L" level output
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSP430A017IPNR | 16-BIT, FLASH, 8 MHz, RISC MICROCONTROLLER, PQFP80 |
| MSP430F2274MRHAEP | 16-BIT, FLASH, RISC MICROCONTROLLER, PQCC40 |
| MSP430F2619SKGD1 | 16-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, UUC82 |
| MSP430F423IPMR | 16-BIT, FLASH, 8 MHz, RISC MICROCONTROLLER, PQFP64 |
| MSP430F5326IRGC | RISC MICROCONTROLLER, PQCC64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSM9405 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:IrDA Communication Controller |
| MSM9552 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:LSI for FM Multiplex Data Demodulation |
| MSM9552GS-2K | 制造商:ROHM Semiconductor 功能描述: |
| MSM9553 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:LSI for FM Multiplex Data Demodulation |
| MSM9553G3-2K | 制造商:ROHM Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。