- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359651 > MSC8122TMP6400V (飛思卡爾半導(dǎo)體(中國(guó))有限公司) Quad Core 16-Bit Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | MSC8122TMP6400V |
| 廠商： | 飛思卡爾半導(dǎo)體(中國(guó))有限公司 |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | Quad Core 16-Bit Digital Signal Processor |
| 中文描述： | 四核16位數(shù)字信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 85/88頁(yè) |
| 文件大?。?/td> | 983K |
| 代理商： | MSC8122TMP6400V |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)當(dāng)前第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)
Connectivity Guidelines
MSC8122 Technical Data, Rev. 13
Freescale Semiconductor
4-3
4.3 Connectivity Guidelines
Unused output pins can be disconnected, and unused input pins should be connected to the non-active value, via
resistors to
V
DDH
or
GND
, except for the following:
If the DSI is unused (DDR[DSIDIS] is set),
HCS
and
HBCS
must pulled up and all the rest of the DSI signals
can be disconnected.
When the DSI uses synchronous mode,
HTA
must be pulled up. In asynchronous mode,
HTA
should be pulled
either up or down, depending on design requirements.
HDST
can be disconnected if the DSI is in big-endian mode, or if the DSI is in little-endian mode and the
DCR[DSRFA] bit is set.
When the DSI is in 64-bit data bus mode and DCR[BEM] is cleared, pull up
HWBS[1–3]
/
HDBS[1–3]
/
HWBE[1–3]
/
HDBE[1–3]
and
HWBS[4–7]
/
HDBS[4–7]
/
HWBE[4–7]
/
HDBE[4–7]
/
PWE[4–7]
/
PSDDQM[4–7]
/
PBS[4–7]
.
When the DSI is in 32-bit data bus mode and DCR[BEM] is cleared,
HWBS[1–3]
/
HDBS[1–3]
/
HWBE[1–3]
/
HDBE[1–3]
must be pulled up.
When the DSI is in asynchronous mode,
HBRST
and
HCLKIN
should either be disconnected or pulled up.
The following signals must be pulled up:
HRESET
,
SRESET
,
ARTRY
,
TA
,
TEA
,
PSDVAL
, and
AACK
.
In single-master mode (BCR[EBM] = 0) with internal arbitration (PPC_ACR[EARB] = 0):
—
BG
,
DBG
, and
TS
can be left unconnected.
—
EXT_BG[2–3]
,
EXT_DBG[2–3]
, and
GBL
can be left unconnected if they are multiplexed to the system bus
functionality. For any other functionality, connect the signal lines based on the multiplexed functionality.
—
BR
must be pulled up.
—
EXT_BR[2–3]
must be pulled up if multiplexed to the system bus functionality.
If there is an external bus master (BCR[EBM] = 1):
—
BR
,
BG
,
DBG
, and
TS
must be pulled up.
—
EXT_BR[2–3]
,
EXT_BG[2–3]
, and
EXT_DBG[2–3]
must be pulled up if multiplexed to the system bus
functionality.
In single-master mode,
ABB
and
DBB
can be selected as
IRQ
inputs and be connected to the non-active value. In
other modes, they must be pulled up.
Note:
The MSC8122 does not support DLL-enabled mode. For the following two clock schemes, ensure that the
DLL is disabled (that is, the DLLDIS bit in the Hard Reset Configuration Word is set).
If no system synchronization is required (for example, the design does not use SDRAM), you can use any of
the available clock modes.
In the
CLKIN
synchronization mode, use the following connections:
— Connect the oscillator output through a buffer to
CLKIN
.
— Connect
the CLKIN
buffer output to the slave device (for example, SDRAM) making sure that the delay
path between the clock buffer to the MSC8122 and the SDRAM is equal (that is, has a skew less than 100
ps).
— Valid clock modes in this scheme are: 0, 7, 15, 19, 21, 23, 28, 29, 30, and 31.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSC8122TVT4800V | Quad Core 16-Bit Digital Signal Processor |
| MSC8122TVT6400 | Quad Core 16-Bit Digital Signal Processor |
| MSC8122TVT6400V | Quad Core 16-Bit Digital Signal Processor |
| MSC8122VT8000 | Quad Core 16-Bit Digital Signal Processor |
| MC9S12XA128 | Covers, S12XD, S12XB & S12XA Families |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSC8122TVT4800V | 功能描述:IC DSP QUAD 16B 300MHZ 431FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤(pán) |
| MSC8122TVT6400 | 功能描述:DSP 16BIT 400MHZ MULTI 431FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤(pán) |
| MSC8122TVT6400V | 功能描述:IC DSP QUAD 16B 400MHZ 431FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤(pán) |
| MSC8122VT8000 | 功能描述:IC DSP QUAD 16B 500MHZ 431FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤(pán) |
| MSC81250M | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS AVIONICS APPLICATIONS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。