- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359222 > MSC8122 (飛思卡爾半導(dǎo)體(中國)有限公司) Quad Core 16-Bit Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號： | MSC8122 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | Quad Core 16-Bit Digital Signal Processor |
| 中文描述： | 四核16位數(shù)字信號處理器 |
| 文件頁數(shù)： | 4/88頁 |
| 文件大?。?/td> | 983K |
| 代理商： | MSC8122 |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
MSC8122 Technical Data, Rev. 13
iv
Freescale Semiconductor
Features
Features
Feature
Description
SC140 Cores
Four SC140 cores:
Up to 8000 MMACS using 16 ALUs running at up to 500 MHz.
A total of 1436 KB of internal SRAM (224 KB per core + 16 KB ICache per core + the shared M2 memory).
Each SC140 core provides the following:
Up to 2000 MMACS using an internal 500 MHz clock. A MAC operation includes a multiply-accumulate
command with the associated data move and pointer update.
4 ALUs per SC140 core.
16 data registers, 40 bits each.
27 address registers, 32 bits each.
Hardware support for fractional and integer data types.
Very rich 16-bit wide orthogonal instruction set.
Up to six instructions executed in a single clock cycle.
Variable-length execution set (VLES) that can be optimized for code density and performance.
IEEE
Std 1149.1 JTAG port.
Enhanced on-device emulation (EOnCE) with real-time debugging capabilities.
Each SC140 core is embedded within an extended core that provides the following:
224 KB M1 memory that is accessed by the SC140 core with zero wait states.
Support for atomic accesses to the M1 memory.
16 KB instruction cache, 16 ways.
A four-entry write buffer that frees the SC140 core from waiting for a write access to finish.
External cache support by asserting the global signal (GBL) when predefined memory banks are accessed.
Programmable interrupt controller (PIC).
Local interrupt controller (LIC).
476 KB M2 memory (shared memory) working at the core frequency, accessible from the local bus, and
accessible from all four SC140 cores using the MQBus.
4 KB bootstrap ROM.
A QBus protocol multi-master bus connecting the four SC140 cores to the M2 memory.
Data bus access of up to 128-bit read and up to 64-bit write.
Operation at the SC140 core frequency.
A central efficient round-robin arbiter controlling SC140 core access on the MQBus.
Atomic operation control of access to M2 memory by the four SC140 cores and the local bus.
Generates up to 500 MHz core clock and up to166 MHz bus clocks for the 60x-compatible local and system
buses and other modules.
PLL values are determined at reset based on configuration signal values.
64/32-bit data and 32-bit address 60x bus.
Support for multiple-master designs.
Four-beat burst transfers (eight-beat in 32-bit wide mode).
Port size of 64, 32, 16, and 8 controlled by the internal memory controller.
Bus can access external memory expansion or off-device peripherals, or it can enable an external host device to
access internal resources.
Slave support, direct access by an external host to internal resources including the M1 and M2 memories.
On-device arbitration between up to four master devices.
A 32/64-bit wide slave host interface that operates only as a slave device under the control of an external host
processor.
21–25 bit address, 32/64-bit data.
Direct access by an external host to internal and external resources, including the M1 and the M2 memories as
well as external devices on the system bus.
Synchronous and asynchronous accesses, with burst capability in the synchronous mode.
Dual or Single strobe modes.
Write and read buffers improve host bandwidth.
Byte enable signals enables 1, 2, 4, and 8 byte write access granularity.
Sliding window mode enables access with reduced number of address pins.
Chip ID decoding enables using one
CS
signal for multiple DSPs.
Broadcast
CS
signal enables parallel write to multiple DSPs.
Big-endian, little-endian, and munged little-endian support.
64-bit DSI, 32-bit system bus.
32-bit DSI, 64-bit system bus.
32-bit DSI, 32-bit system bus.
Extended Core
Multi-Core Shared
Memories
M2-Accessible Multi-
Core Bus (MQBus)
Internal PLL
60x-Compatible
System Bus
Direct Slave
Interface (DSI)
3-Mode Signal
Multiplexing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSC8126 | Quad Digital Signal Processor |
| MSC8144EC | Quad Core Digital Signal Processor |
| MSC8144E | Quad Core Digital Signal Processor |
| MSC8144 | Quad Core Digital Signal Processor |
| MSC82005 | RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSC8122_07 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Digital Signal Processor |
| MSC8122_08 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Digital Signal Processor |
| MSC8122_V16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Digital Signal Processor |
| MSC8122ADSE | 功能描述:KIT ADVANCED DEV SYSTEM 8122 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:StarCore 產(chǎn)品培訓(xùn)模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標(biāo)準(zhǔn)包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板，軟件，4x4 鍵盤，光學(xué)撥輪，QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA |
| MSC8122MP8000 | 功能描述:DSP 16BIT 500MHZ MULTI 431FCPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。