參數(shù)資料
型號(hào): MSC8101
廠商: MOTOROLA INC
元件分類: 數(shù)字信號(hào)處理
英文描述: Network Digital Signal Processor
中文描述: 64-BIT, 100 MHz, OTHER DSP, PBGA332
封裝: FLIP CHIP, PLASTIC, BGA-332
文件頁(yè)數(shù): 14/28頁(yè)
文件大?。?/td> 378K
代理商: MSC8101
Silicon Errata for the MSC8101 Processor, Mask 0K40A, Rev. 5
14
Freescale Semiconductor
CPM27
Error in Heartbeat Checking in FCC
Date Added:
5/30/2000
Description:
The heartbeat checking in FCC transmit ethernet 10Mbps does not work properly.
The standard requires that the collision pulse from the PHY should be checked within a window
of 4usec from the falling edge of the carrier sense. The MSC8101 samples the collision signal only
once at exactly 4usec (10 serial clocks) after the falling edge of the carrier sense signal.
Workaround:
None
System Number:
4155
Fix Plan:
Rev A
0K40A
CPM28
Error in Receive Frame Threshold
Date Added:
5/30/2000
Description:
In the SCC Rx in HDLC mode, RFTHR does not work. There is no way to get in-
terrupts on the receive side after a programmable number of frames.
Workaround:
RFTHR should be programed to 1.
System Number:
4163
Fix Plan:
Rev A
0K40A
CPM29
MAXD1 and MAXD2 May Not Be Less Than MFLR
Date Added:
5/30/2000
Description:
In SCC Rx ethernet, the option of transferring only part of a frame into memory
(MAXD1 and MAXD2 < MFLR) does not work.
Workaround:
None
System Number:
4166
Fix Plan:
Rev A
0K40A
CPM30
Graceful Stop Command Does Not Work
Date Added:
5/30/2000
Description:
The graceful stop command does not work in SCC Tx in the following protocols:
Ethernet, HDLC, Transparent.
Workaround:
None
System Number:
4167
Fix Plan:
Rev A
0K40A
CPM35
Data Corruption in SCC Transparent Mode
Date Added:
5/30/2000
Description:
When SCC transparent, envelope mode is used and the received frame size is (4*n)
+ 1, the last byte is corrupted. When GSMR_H(RFW) - rx FIFO width is used, the received data
is completely corrupted, not just the last byte.
Workaround:
The bug can be worked around with a microcode patch.
System Number:
System number; 4350
Fix Plan:
Rev A
0K40A
Table 2.
Silicon Errata (Continued)
Errata
Number
Errata Description
Applies
to Mask
相關(guān)PDF資料
PDF描述
MSC8122_07 Quad Digital Signal Processor
MSC8122 Quad Core 16-Bit Digital Signal Processor
MSC8126 Quad Digital Signal Processor
MSC8144EC Quad Core Digital Signal Processor
MSC8144E Quad Core Digital Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC81010 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC8101M1250C 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Network Digital Signal Processor
MSC8101M1250F 功能描述:DSP 16BIT 250MHZ CPM 332-FCPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC8101M1375C 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Network Digital Signal Processor
MSC8101M1375F 功能描述:DSP 16BIT 275MHZ CPM 332-FCPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA