參數(shù)資料
型號: MSC7119VM1200
廠商: Freescale Semiconductor
文件頁數(shù): 46/60頁
文件大小: 0K
描述: DSP 16BIT W/DDR CTRLR 400-MAPBGA
標準包裝: 90
系列: StarCore
類型: 定點
接口: 主機接口,I²C,UART
時鐘速率: 300MHz
非易失內存: ROM(8 kB)
芯片上RAM: 464kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.20V
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 400-LFBGA
供應商設備封裝: 400-MAPBGA(17x17)
包裝: 托盤
MSC7119 Data Sheet, Rev. 8
Hardware Design Considerations
Freescale Semiconductor
50
3.3.2
Peripheral Power
Peripherals include the DDR memory controller, Ethernet controller, DMA controller, HDI16, TDM, UART, timers, GPIOs,
and the I
2C module. Basic power consumption by each module is assumed to be the same and is computed by using the
following equation which assumes an effective load of 20 pF, core voltage swing of 1.2 V, and a switching frequency of 100
MHz. This yields:
PPERIPHERAL = 20 pF × (1.2 V)
2 × 150 MHz × 10–3 = 4.32 mW per peripheral
Eqn. 6
Multiply this value by the number of peripherals used in the application to compute the total peripheral power consumption.
3.3.3
External Memory Power
Estimation of power consumption by the DDR memory system is complex. It varies based on overall system signal line usage,
termination and load levels, and switching rates. Because the DDR memory includes terminations external to the MSC7119
device, the 2.5 V power source provides the power for the termination, which is a static value of 16 mA per signal driven high.
The dynamic power is computed, however, using a differential voltage swing of ±0.200 V, yielding a peak-to-peak swing of 0.4
V. The equations for computing the DDR power are:
PDDRIO = PSTATIC + PDYNAMIC
Eqn. 7
PSTATIC = (unused pins × % driven high) × 16 mA × 2.5 V
Eqn. 8
PDYNAMIC = (pin activity value) × 20 pF × (0.4 V)
2 × 300 MHz × 10–3 mW
Eqn. 9
pin activity value = (active data lines
× % activity × % data switching) + (active address lines × % activity)
Eqn. 10
As an example, assume the following:
unused pins = 16 (DDR uses 16-pin mode)
% driven high = 50%
active data lines = 16
% activity = 60%
% data switching = 50%
active address lines = 3
In this example, the DDR memory power consumption is:
PDDRIO = ((16 × 0.5) × 16 × 2.5) + (((16 × 0.6 × 0.5) + (3 × 0.6)) × 20 × (0.4)
2
× 300 × 10–3) = 326.3 mW
Eqn. 11
3.3.4
External I/O Power
The estimation of the I/O power is similar to the computation of the peripheral power estimates. The power consumption per
signal line is computed assuming a maximum load of 20 pF, a voltage swing of 3.3 V, and a switching frequency of 25 MHz,
which yields:
PIO = 20 pF × (3.3 V)
2
× 25 MHz × 10–3 = 5.44 mW per I/O line
Eqn. 12
Multiply this number by the number of I/O signal lines used in the application design to compute the total I/O power.
Note:
The signal loading depends on the board routing. For systems using a single DDR device, the load could be as low as
7 pF.
3.3.5
Leakage Power
The leakage power is for all power supplies combined at a specific temperature. The value is temperature dependent. The
observed leakage value at room temperature is 64 mW.
相關PDF資料
PDF描述
MSC8101M1500F DSP 16BIT 300MHZ CPM 332-FCPBGA
MSC8101VT1500F IC DSP 16BIT 250MHZ 332-FCPBGA
MSC8103M1200F DSP 16BIT 300MHZ CPM 332-FCPBGA
MSC8103VT1200F IC DSP 16BIT 300MHZ 332-FCPBGA
MSC8112TVT2400V DSP DUAL CORE 431-FCPBGA
相關代理商/技術參數(shù)
參數(shù)描述
MSC711XADS 功能描述:開發(fā)板和工具包 - 其他處理器 DEV SYS FOR FSL 711X DEV RoHS:否 制造商:Freescale Semiconductor 產品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓:
MSC711XEVM 功能描述:開發(fā)板和工具包 - 其他處理器 EVAL KIT W/FULL LIC CW RoHS:否 制造商:Freescale Semiconductor 產品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓:
MSC711XEVMT 功能描述:KIT EVAL W/FULL LIC CW RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 過時/停產零件編號 系列:* 標準包裝:1 系列:- 傳感器類型:CMOS 成像,彩色(RGB) 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關產品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
MSC7121VRF 制造商:Freescale Semiconductor 功能描述:GPON UMC 140 MHZ - Trays
MSC7128 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:5 x 7-Dot Character x 16-Digit Display Controller/Driver