- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄45387 > MSC1201Y2RHHR (TEXAS INSTRUMENTS INC) 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQCC36 PDF資料下載
參數(shù)資料
| 型號(hào)： | MSC1201Y2RHHR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQCC36 |
| 封裝： | GREEN, PLASTIC, QFN-36 |
| 文件頁(yè)數(shù)： | 17/93頁(yè) |
| 文件大小： | 1093K |
| 代理商： | MSC1201Y2RHHR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)
MSC1200
MSC1201
MSC1202
SBAS317E APRIL 2004 REVISED MAY 2006
www.ti.com
24
ADC ANALOG INPUT
When the buffer is not selected, the input impedance of the
analog input changes with ACLK clock frequency (ACLK,
SFR F6h) and gain (PGA). The relationship is:
Impedance (
W) +
1
f
SAMP @ CS
A
IN Impedance (W) +
1MHz
ACLK Frequency
@ 7MW
PGA
where ACLK frequency (f
ACLK) +
f
CLK
ACLK
) 1
and f
MOD +
f
ACLK
64
.
NOTE: The input impedance for PGA = 128 is the same as
that for PGA = 64 (that is, 7M
/64).
Figure 9 shows the basic input structure of the MSC120x.
R
SWITCH
(3k
typical)
Sampling Frequency = f
SAMP
High Impedance
>1G
C
S
AGND
A
IN
PGA
f
SAMP
1, 2, 4
f
MOD
82
× f
MOD
16
4
× f
MOD
32
8
× f
MOD
64, 128
16
× f
MOD
PGA
C
S
1
9pF
2
18pF
4 to 128
36pF
f
MOD =
f
ACLK
64
Figure 9. Analog Input Structure (without Buffer)
ADC PGA
The PGA can be set to gains of 1, 2, 4, 8, 16, 32, 64, or 128.
Using the PGA can actually improve the effective
resolution of the ADC. For instance, with a PGA of 1 on a
±2.5V full-scale range (FSR), the ADC can resolve to
1.5
V. With a PGA of 128 on a ±19mV FSR, the ADC can
resolve to 75nV. With a PGA of 1 on a
±2.5V FSR, it would
require a 26-bit ADC to resolve 75nV, as shown in Table 1.
Table 1. ENOB versus PGA (Bipolar Mode)
FULL-
MSC1200
MSC1201
MSC1202
ENOB(1)
RMS
INPUT-REFERRED
NOISE
PGA
SETTING
FULL-
SCALE
RANGE
(V)
MSC1201
ENOB(1)
AT 10HZ
(BITS)
ENOB(1)
UP TO
200HZ
(BITS)
MSC1200
MSC1201
(nV)
MSC1202
(
mV)
1
±2.5
21.7
16
1468
76.3
2
±1.25
21.5
15.6
843
38.1
4
±0.625
21.4
15.5
452
19.1
8
±0.313
21.2
15.4
259
9.5
16
±0.156
20.8
15.4
171
4.8
32
±0.078
20.4
15.3
113
2.4
64
±0.039
20
15.2
74.5
12
128
±0.019
19
14.2
74.5
0.6
(1) ENOB = Log2(FSR/RMS Noise) = Log2(224) Log2(σCODES)
= 24 Log2(σCODES)
ADC OFFSET DAC
The analog output from the PGA can be offset by up to half
the full-scale range of the ADC by using the ODAC register
(SFR E6h). The ODAC (Offset DAC) register is an 8-bit
value; the MSB is the sign and the seven LSBs provide the
magnitude of the offset.
ADC MODULATOR
The modulator is a single-loop, 2nd-order system. The
modulator runs at a clock speed (fMOD) that is derived from
CLK using the value in the Analog Clock register (ACLK,
SFR F6h). The data output rate is:
Data Rate
+ f
DATA
+
f
MOD
Decimation Ratio
where f
MOD +
f
CLK
(ACLK
) 1) @ 64
+
f
ACLK
64
.
and Decimation Ratio is set in [ADCON3:ADCON2]
ADC CALIBRATION
The offset and gain errors in the MSC120x, or the complete
system, can be reduced with calibration. Calibration is
controlled through the ADCON1 register (SFR DDh), bits
CAL2:CAL0. Each calibration process takes seven tDATA
periods (data conversion time) to complete. Therefore, it
takes 14 tDATA periods to complete both an offset and gain
calibration.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSC1202Y3RHHT | 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQCC36 |
| MSC1202Y2RHHT | 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQCC36 |
| MSC1202Y3RHHRG4 | 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQCC36 |
| MSC1201Y3RHHR | 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQCC36 |
| MSC1201Y2RHHRG4 | 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQCC36 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSC1201Y2RHHRG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Precision ADC & DAC w/8051 CPU & Flash RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MSC1201Y2RHHT | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Precision ADC & DAC w/8051 CPU & Flash RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MSC1201Y2RHHTG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Precision ADC & DAC w/8051 CPU & Flash RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MSC1201Y3 | 制造商:BB 制造商全稱(chēng):BB 功能描述:Precision, Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) with 8051 Microcontroller and Flash Memory |
| MSC1201Y3RHHR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Precision ADC & DAC w/8051 CPU & Flash RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。