• <pre id="53jsv"><menu id="53jsv"><wbr id="53jsv"></wbr></menu></pre><tfoot id="53jsv"><sup id="53jsv"></sup></tfoot>
    <thead id="53jsv"><xmp id="53jsv"><thead id="53jsv"></thead></xmp></thead>
    參數(shù)資料
    型號: MS80C31-25R
    廠商: TEMIC SEMICONDUCTORS
    元件分類: 微控制器/微處理器
    英文描述: 8-BIT, 25 MHz, MICROCONTROLLER, PQCC44
    文件頁數(shù): 129/170頁
    文件大?。?/td> 4133K
    代理商: MS80C31-25R
    61
    ATtiny4/5/9/10 [DATASHEET]
    8127F–AVR–02/2013
    Figure 11-7.
    Compare Match Output Unit, Schematic (non-PWM Mode)
    The general I/O port function is overridden by the Output Compare (OC0x) from the Waveform Generator if either
    of the COM0x1:0 bits are set. However, the OC0x pin direction (input or output) is still controlled by the Data Direc-
    tion Register (DDR) for the port pin. The Data Direction Register bit for the OC0x pin (DDR_OC0x) must be set as
    output before the OC0x value is visible on the pin. The port override function is generally independent of the Wave-
    form Generation mode, but there are some exceptions. See Table 11-2 on page 73, Table 11-3 on page 73 and
    The design of the Output Compare pin logic allows initialization of the OC0x state before the output is enabled.
    Note that some COM0x1:0 bit settings are reserved for certain modes of operation. See “Register Description” on
    The COM0x1:0 bits have no effect on the Input Capture unit.
    11.7.1
    Compare Output Mode and Waveform Generation
    The Waveform Generator uses the COM0x1:0 bits differently in normal, CTC, and PWM modes. For all modes,
    setting the COM0x1:0 = 0 tells the Waveform Generator that no action on the OC0x Register is to be performed on
    the next compare match. For compare output actions in the non-PWM modes refer to Table 11-2 on page 73. For
    fast PWM mode refer to Table 11-3 on page 73, and for phase correct and phase and frequency correct PWM refer
    A change of the COM0x1:0 bits state will have effect at the first compare match after the bits are written. For non-
    PWM modes, the action can be forced to have immediate effect by using the 0x strobe bits.
    11.8
    Modes of Operation
    The mode of operation, i.e., the behavior of the Timer/Counter and the Output Compare pins, is defined by the
    combination of the Waveform Generation mode (WGM03:0) and Compare Output mode (COM0x1:0) bits. The
    Compare Output mode bits do not affect the counting sequence, while the Waveform Generation mode bits do.
    The COM0x1:0 bits control whether the PWM output generated should be inverted or not (inverted or non-inverted
    PORT
    DDR
    DQ
    OCnx
    Pin
    OCnx
    DQ
    Waveform
    Generator
    COMnx1
    COMnx0
    0
    1
    D
    ATA
    B
    U
    S
    FOCnx
    clk
    I/O
    相關PDF資料
    PDF描述
    MS80C51T-36D 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQCC44
    MS80C51T-36R 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQCC44
    MS80C51-36D 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQCC44
    MF280C51T-12R 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP44
    MP80C31-12D 8-BIT, 12 MHz, MICROCONTROLLER, PDIP40
    相關代理商/技術參數(shù)
    參數(shù)描述
    MS8100 制造商:MCC 制造商全稱:Micro Commercial Components 功能描述:8 Amp Schottky Barrier Rectifier 20 to 100 Volts
    MS8100.D 制造商:Colibrys SA 功能描述:MEMS CAPACITIVE ACCELEROMETERS - Trays
    MS8104160 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:(262,214-word x 8-Bits) x 2 Dual FIFO
    MS8104160A 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:Dual FIFO (262,214 Words 】 8 Bits) 】 2
    MS8104160A-XXTB 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:Dual FIFO (262,214 Words 】 8 Bits) 】 2