參數(shù)資料
型號: MR80C52CXXX-36/883:R
廠商: TEMIC SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 36 MHz, MICROCONTROLLER, CQCC44
文件頁數(shù): 40/142頁
文件大小: 25028K
134
8272E–AVR–04/2013
ATmega164A/PA/324A/PA/644A/PA/1284/P
Table 16-3 on page 134 shows the COMnx1:0 bit functionality when the WGMn3:0 bits are set to
the fast PWM mode.
Note:
1. A special case occurs when OCRnA/OCRnB equals TOP and COMnA1/COMnB1 is set. In
this case the compare match is ignored, but the set or clear is done at BOTTOM. See Section
Table 16-4 on page 134 shows the COMnx1:0 bit functionality when the WGMn3:0 bits are set to
the phase correct or the phase and frequency correct, PWM mode.
Note:
1. A special case occurs when OCRnA/OCRnB equals TOP and COMnA1/COMnB1 is set. See
Bit 1:0 – WGMn1:0: Waveform Generation Mode
Combined with the WGMn3:2 bits found in the TCCRnB Register, these bits control the counting
sequence of the counter, the source for maximum (TOP) counter value, and what type of wave-
form generation to be used, see Table 16-5 on page 135. Modes of operation supported by the
Timer/Counter unit are: Normal mode (counter), Clear Timer on Compare match (CTC) mode,
and three types of Pulse Width Modulation (PWM) modes. (See Section “16.10” on page 124).
Table 16-3.
Compare Output mode, fast PWM
COMnA1/COMnB1
COMnA0/COMnB0
Description
0
Normal port operation, OCnA/OCnB disconnected.
01
WGMn3:0 = 14 or 15: Toggle OC1A on Compare
Match, OC1B disconnected (normal port operation).
For all other WGM1 settings, normal port operation,
OC1A/OC1B disconnected.
10
Clear OCnA/OCnB on Compare Match, set
OCnA/OCnB at BOTTOM (non-inverting mode)
11
Set OCnA/OCnB on Compare Match, clear
OCnA/OCnB at BOTTOM (inverting mode)
Table 16-4.
Compare Output mode, phase correct and phase and frequency correct PWM (1).
COMnA1/COMnB1
COMnA0/COMnB0
Description
0
Normal port operation, OCnA/OCnB disconnected.
01
WGMn3:0 = 9 or 11: Toggle OCnA on Compare
Match, OCnB disconnected (normal port operation).
For all other WGM1 settings, normal port operation,
OC1A/OC1B disconnected.
10
Clear OCnA/OCnB on Compare Match when up-
counting. Set OCnA/OCnB on Compare Match when
downcounting.
11
Set OCnA/OCnB on Compare Match when up-
counting. Clear OCnA/OCnB on Compare Match
when downcounting.
相關(guān)PDF資料
PDF描述
MR80C52EXXX-16SHXXX:RD 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQCC44
MQ80C32-12SHXXX:D 8-BIT, 12 MHz, MICROCONTROLLER, CQFP44
MQ80C32-20SHXXX:RD 8-BIT, 20 MHz, MICROCONTROLLER, CQFP44
MC80C52CXXX-36:D 8-BIT, MROM, 36 MHz, MICROCONTROLLER, CDIP40
MC80C52XXX-36/883:D 8-BIT, MROM, 36 MHz, MICROCONTROLLER, CDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MR80C86 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 16-Bit Microprocessor
MR80C86/B 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述:Microprocessor, 16 Bit, 44 Pin, Ceramic, LCC
MR80C86-2 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 16-Bit Microprocessor
MR80C86-2/883 制造商:Rochester Electronics LLC 功能描述:- Bulk
MR80C86-2/B 制造商:Intersil Corporation 功能描述:MPU 80C86 16BIT CMOS 8MHZ 44PLCC - Rail/Tube