
245
2513L–AVR–03/2013
ATmega162/V
Notes:
1.
tWLRH is valid for the Write Flash, Write EEPROM, Write Fuse Bits and Write Lock Bits
commands.
2.
tWLRH_CE is valid for the Chip Erase command.
Serial
Downloading
SPI Serial
Programming Pin
Mapping
Both the Flash and EEPROM memory arrays can be programmed using the serial SPI bus while
RESET is pulled to GND. The serial interface consists of pins SCK, MOSI (input) and MISO (out-
put). After RESET is set low, the Programming Enable instruction needs to be executed first
mapping for SPI programming is listed. Not all parts use the SPI pins dedicated for the internal
SPI interface.
Figure 105. SPI Serial Programming and
Verify Note:
1. If the device is clocked by the Internal Oscillator, it is no need to connect a clock source to the
XTAL1 pin.
When programming the EEPROM, an auto-erase cycle is built into the self-timed programming
operation (in the Serial mode ONLY) and there is no need to first execute the Chip Erase
instruction. The Chip Erase operation turns the content of every memory location in both the
Program and EEPROM arrays into 0xFF.
tBVDV
BS1 Valid to DATA valid
0
250
ns
tOLDV
OE Low to DATA Valid
250
ns
tOHDZ
OE High to DATA Tri-stated
250
ns
Table 107. Parallel Programming Characteristics, V
CC = 5 V ± 10% (Continued)
Symbol
Parameter
Min
Typ
Max
Units
Table 108. Pin Mapping SPI Serial Programming
Symbol
Pins
I/O
Description
MOSI
PB5
I
Serial Data in
MISO
PB6
O
Serial Data out
SCK
PB7
I
Serial Clock
VCC
GND
XTAL1
SCK
MISO
MOSI
RESET