
Celeron
Processor Mobile Module MMC-2
at 700 MHz, 650 MHz, 600 MHz, 550 MHz, 500 MHz, and 450 MHz
28
Datasheet
243357-005
5.0
Electrical Specifications
The following section provides the electrical specifications for the Celeron processor mobile
module.
5.1
System Bus Clock Signal Quality Specifications
5.1.1
BCLK DC Specifications
NOTE: VILX,min and VIH,max only apply when BCLK is stopped. BCLK should be stopped in the low state. See
Table 19 for the BCLK voltage range specifications when BCLK is running.
5.1.2
BCLK AC Specifications
NOTES:
1. All AC timings for GTL+ and CMOS signals are referenced to the BCLK rising edge at 1.25V. All CMOS
signals are referenced at 0.75V.
2. The internal core clock frequency is derived from the PSB clock. The PSB clock to core clock ratio is
determined during initialization and is predetermined by the Intel mobile module. The BCLK period allows a
+0.5 nS tolerance for clock driver variation.
3. This value is measured on the rising edge of adjacent BCLKs at 1.25V. The jitter present must be accounted
for as a component of BCLK skew between devices.
4. The clock driver’s closed loop jitter bandwidth must be set low to allow any PLL-based device to track the
jitter created by the clock driver. The -20 dB attenuation point, as measured into a 10-pF to a 2-pF load,
should be less than 500 kHz. This specification may be ensured by design characterization and/or measured
with a spectrum analyzer. See the CK97 Clock Synthesizer/Driver Specification (OR-1089) for further details.
5. These values are not 100% tested and are specified by design characterization as a clock driver
requirement.
6. Specifications labeled N/A are not available.
Table 18. BCLK DC Specifications
Symbol
Parameter
Min
Max
Unit
VIL,BCLK
Input Low Voltage, BCLK
- 0.3
0.5
V
VIH,BCLK
Input High Voltage, BCLK
2.0
2.625
V
Table 19. BCLK AC Specifications at the Processor Core Pins
T#
Parameter
Min
Nom
Max
Unit
Note
System Bus Frequency
N/A
100.0
N/A
MHz
Notes 5, 6
BCLK Period
N/A
10.0
N/A
nS
Notes 2, 5, 6
BCLK Period Stability
N/A
± 250
pS
Notes 3, 4, 5, 6
T3:
BCLK High Time
2.85
N/A
nS
At > 1.7V, Notes 5, 6
T4:
BCLK Low Time
2.55
N/A
nS
At > 0.7V, Notes 5, 6
T5:
BCLK Rise Time
0.175
N/A
0.875
nS
0.9V ~ 1.6V, Notes 5, 6
T6:
BCLK Fall Time
0.175
N/A
0.875
nS
1.6V ~ 0.9V, Notes 5, 6