- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45375 > MPM21CUA550B (INTEL CORP) 32-BIT, 550 MHz, MICROPROCESSOR, XMA PDF資料下載
參數(shù)資料
| 型號： | MPM21CUA550B |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 550 MHz, MICROPROCESSOR, XMA |
| 封裝： | MMC-2 |
| 文件頁數(shù)： | 20/64頁 |
| 文件大小： | 826K |
| 代理商： | MPM21CUA550B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Celeron
Processor Mobile Module MMC-2
at 700 MHz, 650 MHz, 600 MHz, 550 MHz, 500 MHz, and 450 MHz
243357-005
Datasheet
21
is always device #0, AD11 will never be asserted during PCI configuration cycles as an IDSEL.
The 82443BX reserves AD12 for the AGPbus. Thus, AD13 is the first available address line usable
as an IDSEL. Intel recommends that AD18 be used by the PIIX4E/M.
4.3.4
AGP Interface
The 82443BX Host Bridge system controller is compliant with the AGP Interface Specification
Revision 2.0, which supports an asynchronous AGP interface coupling to the 82443BX core
frequency. The AGP interface can achieve real data throughput in excess of 500 MB per second
using an AGP 2X graphics device. Actual bandwidth may vary depending on specific hardware
and software implementations.
4.4
Power Management
4.4.1
Clock Control Architecture
The clock control architecture has been optimized for notebook designs. The clock control
architecture consists of seven different clock states: Normal, Stop Grant, Auto Halt, Quick Start,
HALT/Grant Snoop, Sleep, and Deep Sleep states. The Auto Halt state provides a low-power clock
state that can be controlled through the software execution of the HLT instruction. The Quick Start
state provides a very low-power, low-exit latency clock state that can be used for hardware
controlled "idle" states. The Deep Sleep state provides an extremely low-power state that can be
used for Power-On-Suspend states, which is an alternative to shutting off the processor’s power.
The exit latency of the Deep Sleep state is 30
S. The Stop Grant state and the Quick Start clock
state are mutually exclusive. For example, a strapping option on signal A15# chooses which state is
entered when the STPCLK# signal is asserted. Strapping the A15# signal to ground at Reset
enables the Quick Start state. Otherwise, asserting the STPCLK# signal puts the processor into the
Stop Grant state.
Figure 3 illustrates the clock control architecture. Performing state transitions not shown in Figure
3 are neither recommended nor supported.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPM21CUB600A | 32-BIT, 600 MHz, MICROPROCESSOR, XMA |
| MPM21CUB500A | 32-BIT, 500 MHz, MICROPROCESSOR, XMA |
| MPM21CUB600B | 32-BIT, 600 MHz, MICROPROCESSOR, XMA |
| MPM21CUB450A | 32-BIT, 450 MHz, MICROPROCESSOR, XMA |
| MPM22CGA850B | 32-BIT, 850 MHz, MICROPROCESSOR, XMA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPM-25S | 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies |
| MPM-25S-05 | 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies |
| MPM-25S-12 | 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies |
| MPM-25S-15 | 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies |
| MPM-25S-24 | 制造商:MPD 制造商全稱:MicroPower Direct, LLC 功能描述:Universal Input, 25W Miniature, PC Mount AC/DC Power Supplies |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。