- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄29137 > MPC9993AC (INTEGRATED DEVICE TECHNOLOGY INC) 9993 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 PDF資料下載
參數(shù)資料
| 型號： | MPC9993AC |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 9993 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, MS-026BBA, LQFP-32 |
| 文件頁數(shù)： | 1/10頁 |
| 文件大小： | 518K |
| 代理商： | MPC9993AC |
MPC9993
Rev 3, 06/2005
Freescale Semiconductor
Technical Data
Freescale Semiconductor, Inc., 2005. All rights reserved.
Intelligent Dynamic Clock Switch
(IDCS) PLL Clock Driver
The MPC9993 is a PLL clock driver designed specifically for redundant clock
tree designs. The device receives two differential LVPECL clock signals from
which it generates 5 new differential LVPECL clock outputs. Two of the output
pairs regenerate the input signals frequency and phase while the other three
pairs generate 2x, phase aligned clock outputs.
Features
Fully Integrated PLL
Intelligent Dynamic Clock Switch
LVPECL Clock Outputs
LVCMOS Control I/O
3.3 V Operation
32-Lead LQFP Packaging
32-Lead Pb-Free Package Available
Functional Description
The MPC9993 Intelligent Dynamic Clock Switch (IDCS) circuit continuously
monitors both input CLK signals. Upon detection of a failure (CLK stuck HIGH or
LOW for at least 1 period), the INP_BAD for that CLK will be latched (H). If that
CLK is the primary clock, the IDCS will switch to the good secondary clock and
phase/frequency alignment will occur with minimal output phase disturbance.
The typical phase bump caused by a failed clock is eliminated. (See Application
Information section).
FA SUFFIX
32-LEAD LQFP PACKAGE
CASE 873A-04
AC SUFFIX
32-LEAD LQFP PACKAGE
Pb-FREE PACKAGE
CASE 873A-04
MPC9993
INTELLIGENT DYNAMIC
CLOCK SWITCH
PLL CLOCK DRIVER
CLK0
CLK1
Ext_FB
Sel_Clk
Dynamic
Switch
Logic
PLL
PLL_En
÷8
÷16
Qb0
Qb1
Qb2
Qa0
Qa1
MR
Man_Override
Clk_Selected
Inp1bad
Inp0bad
Alarm_Reset
800 – 1600 MHz
OR
Figure 1. Block Diagram
DATA SHEET
MPC9993
IDT Intelligent Dynamic Clock Switch (IDCS) PLL Clock Driver
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc
MPC9993
1
Intelligent Dynamic Clock Switch
(IDCS) PLL Clock Driver
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSFLDL-TTL-200 | ACTIVE DELAY LINE, TRUE OUTPUT, SIP4 |
| MSFLDL-TTL-19 | ACTIVE DELAY LINE, TRUE OUTPUT, SIP4 |
| MSFLDL-TTL-21 | ACTIVE DELAY LINE, TRUE OUTPUT, SIP4 |
| MSFLDL-TTL-150 | ACTIVE DELAY LINE, TRUE OUTPUT, SIP4 |
| MSFLDL-TTL-225 | ACTIVE DELAY LINE, TRUE OUTPUT, SIP4 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC9993ACR2 | 功能描述:時鐘驅(qū)動器及分配 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| MPC9993D | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:INTELLIGENT DYNAMIC CLOCK SWITCH (IDCS)PLL CLOCK DRIVER |
| MPC9993DFA | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:INTELLIGENT DYNAMIC CLOCK SWITCH (IDCS)PLL CLOCK DRIVER |
| MPC9993FA | 功能描述:時鐘驅(qū)動器及分配 3.3V 200MHz Clock Generator RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| MPC99J93 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Intelligent Dynamic Clock Switch (IDCS) PLL Clock Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。