- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26839 > MPC998FA (FREESCALE SEMICONDUCTOR INC) 998 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC998FA |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 998 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | LQFP-32 |
| 文件頁(yè)數(shù)： | 7/7頁(yè) |
| 文件大小： | 286K |
| 代理商： | MPC998FA |
4
MPC998
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA
443
APPLICATIONS INFORMATION
Power Supply Filtering
The MPC998 is a mixed analog/digital product and as such
it exhibits some sensitivities that would not necessarily be
seen on a fully digital product. Analog circuitry is naturally sus-
ceptible to random noise, especially if this noise is seen on the
power supply pins. The MPC998 provides separate power
supplies for the output buffers (VCCO) and the phase-locked
loop (VCCA) of the device.
The purpose of this design technique is to try and isolate the
high switching noise digital outputs from the relatively sensitive
internal analog phase-locked loop. In a controlled environment
such as an evaluation board this level of isolation is sufficient.
However, in a digital system environment where it is more diffi-
cult to minimize noise on the power supplies a second level of
isolation may be required. The simplest form of isolation is a
power supply filter on the VCCA pin for the MPC998. Figure
5illustrates a typical power supply filter scheme. The MPC998
is most susceptible to noise with spectral content in the 10kHz
to 1MHz range. Therefore the filter should be designed to tar-
get this range. The key parameter that needs to be met in the
final filter design is the DC voltage drop that will be seen be-
tween the VCC supply and the VCCA pin of the MPC998. From
the data sheet the IVCCA current (the current sourced through
the VCCA pin) is typically 15 mA (20 mA maximum), assuming
that a minimum of 3.3V–5% must be maintained on the VCCA
pin. Very little DC voltage drop can be tolerated when a 3.3V
VCC supply is used. The resistor shown in Figure 5 “Power
Supply Filter” must have a resistance of 5-15
W to meet the
voltage drop criteria. The RC filter pictured will provide a
broadband filter with approximately 100:1 attenuation for noise
whose spectral content is above 20 kHz. As the noise frequen-
cy crosses the series resonant point of an individual capacitor
its overall impedance begins to look inductive and thus in-
creases with increasing frequency. The parallel capacitor com-
bination shown ensures that a low impedance path to ground
exists for frequencies well above the bandwidth of the PLL. It is
recommended that the user start with an 8-10
resistor to
avoid potential VCC drop problems and only move to the higher
value resistors when a higher level of attenuation is shown to
be needed.
Figure 5. Power Supply Filter
VCCA
VCC
MPC998
0.01F
22F
0.01F
2.5V or 3.3V
RS=5-15
Although the MPC998 has several design features to mini-
mize the susceptibility to power supply noise (isolated power
and grounds and fully differential PLL) there still may be ap-
plications in which overall performance is being degraded due
to system power supply noise. The power supply filter
schemes discussed in this section should be adequate to elim-
inate power supply noise related problems in most designs.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC9990FAR2 | PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
| MPC9991FAR2 | PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| MPC99J93FAR2 | PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPDU281-2.0 | SILICON DELAY LINE, PDIP16 |
| MPDU282-2.0 | SILICON DELAY LINE, PDIP16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC9992 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:3.3 DIFFRERENTIAL ECL/PECL PLL CLOCK GENERATOR |
| MPC9992AC | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC9992ACR2 | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC9992FA | 功能描述:鎖相環(huán) - PLL 2.5 3.3V 400MHz Clock Generator RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| MPC9992FAR2 | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Driver Single 32-Pin LQFP T/R |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。