RECOMMENDED FILTERING FOR THE ANALOG POWER SUPPLY (AV<" />
參數(shù)資料
型號: MPC96877VK
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 4/13頁
文件大小: 0K
描述: IC CLK DRIVER 1:10 SDRAM 52-BGA
產(chǎn)品變化通告: Product Discontinuation 09/Dec/2011
標(biāo)準(zhǔn)包裝: 1
類型: 時鐘緩沖器/驅(qū)動器,多路復(fù)用器
PLL:
主要目的: 存儲器,DDR2,SDRAM
輸入: 時鐘
輸出: SSTL-18
電路數(shù): 1
比率 - 輸入:輸出: 1:10
差分 - 輸入:輸出: 是/是
頻率 - 最大: 340MHz
電源電壓: 1.7 V ~ 1.9 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 52-BGA
包裝: 托盤
MPC96877
558
FREESCALE SEMICONDUCTOR ADVANCED CLOCK DRIVERS DEVICE DATA
RECOMMENDED FILTERING FOR THE ANALOG POWER SUPPLY (AVDD)
Figure 13. AVDD Filtering
NOTES:
1. Place the 2200pF capacitor close to the PLL
2. Use a wide trace for the PLL analog power and ground. Connect
PLL and caps to AGND to AGND trace & connect trace to one GND
via (farthest from PLL).
3. Recommended bead: Fair Rite P/N 2506036017Y0 or equivalent
(0.8 Ohm DC max, 600 Ohms @ 100 MHz)
GND
CARD
VIA
Bead
0603
AVDD
1 ohm
R1
AGND
VDDQ
4.7 uF
1206
4.7 uF
1206
4.7 uF
1206
PLL
MPC96877
1.8 V PLL 1:10 Differential SDRAM Clock Driver
NETCOM
IDT 1.8 V PLL 1:10 Differential SDRAM Clock Driver
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc
MPC96877
12
相關(guān)PDF資料
PDF描述
MPC9773AE IC PLL CLK GEN 1:12 3.3V 52-LQFP
MPC9850VF IC PLL CLOCK GENERATOR 100MAPBGA
MPC9855VM IC PLL CLOCK GENERATOR 100MAPBGA
MPC9893AE IC PLL CLK GEN 1:12 3.3V 48-LQFP
MSTM-S3-TR-19.44M IC MOD TIMING 19.440MHZ STRAT 3
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC96877VKR2 功能描述:時鐘發(fā)生器及支持產(chǎn)品 DDR2 PLL RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MPC970 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER
MPC972 制造商:Motorola Inc 功能描述:
MPC972FA 制造商:Freescale Semiconductor 功能描述:
MPC972H10 F44A WAF 制造商:Motorola Inc 功能描述: