參數(shù)資料
型號(hào): MPC9653AAC/W
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 6/12頁(yè)
文件大小: 0K
描述: IC PLL CLK GEN 1:8 3.3V 32-LQFP
標(biāo)準(zhǔn)包裝: 2,000
類型: PLL 時(shí)鐘發(fā)生器
PLL: 帶旁路
輸入: LVCMOS,LVPECL
輸出: LVCMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:8
差分 - 輸入:輸出: 是/無(wú)
頻率 - 最大: 125MHz
除法器/乘法器: 是/無(wú)
電源電壓: 3.135 V ~ 3.465 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 32-LQFP
供應(yīng)商設(shè)備封裝: 32-TQFP(7x7)
包裝: 托盤
MPC9653A REVISION 4 JANUARY 8, 2013
3
2013 Integrated Device Technology, Inc.
MPC9653A Data Sheet
3.3 V 1:8 LVCMOS PLL CLOCK GENERATOR
Table 1. Pin Configuration
Pin
I/O
Type
Function
PCLK, PCLK
Input
LVPECL
PECL reference clock signal
FB_IN
Input
LVCMOS
PLL feedback signal input, connect to QFB
VCO_SEL
Input
LVCMOS
Operating frequency range select
BYPASS
Input
LVCMOS
PLL and output divider bypass select
PLL_EN
Input
LVCMOS
PLL enable/disable
MR/OE
Input
LVCMOS
Output enable/disable (high-impedance tristate) and device reset
Q0–7
Output
LVCMOS
Clock outputs
QFB
Output
LVCMOS
Clock output for PLL feedback, connect to FB_IN
GND
Supply
Ground
Negative power supply (GND)
VCC_PLL
Supply
VCC
PLL positive power supply (analog power supply). It is recommended to use an external RC filter for
the analog power supply pin VCC_PLL. Refer to APPLICATIONS INFORMATION for details.
VCC
Supply
VCC
Positive power supply for I/O and core. All VCC pins must be connected to the positive power supply
for correct operation
Table 2. Function Table
Control
Default
0
1
PLL_EN
1
Test mode with PLL bypassed. The reference clock (PCLK)
is substituted for the internal VCO output. MPC9653A is fully
static and no minimum frequency limit applies. All PLL
related AC characteristics are not applicable.
Selects the VCO output(1)
1. PLL operation requires BYPASS = 1 and PLL_EN = 1.
BYPASS
1
Test mode with PLL and output dividers bypassed. The
reference clock (PCLK) is directly routed to the outputs.
MPC9653A is fully static and no minimum frequency limit
applies. All PLL related AC characteristics are not
applicable.
Selects the output dividers.
VCO_SEL
1
VCO
1 (High frequency range). fREF =fQ0–7 =4 fVCO
VCO
2 (Low output range). fREF = fQ0–7 =8 fVCO
MR/OE
0
Outputs enabled (active)
Outputs disabled (high-impedance state) and reset of
the device. During reset the PLL feedback loop is open.
The VCO is tied to its lowest frequency. The length of the
reset pulse should be greater than one reference clock
cycle (PCLK).
相關(guān)PDF資料
PDF描述
VE-23F-MW-F4 CONVERTER MOD DC/DC 72V 100W
VE-23F-MW-F3 CONVERTER MOD DC/DC 72V 100W
VI-24T-MY-F2 CONVERTER MOD DC/DC 6.5V 50W
VI-24T-MY-F1 CONVERTER MOD DC/DC 6.5V 50W
VE-23F-MW-F2 CONVERTER MOD DC/DC 72V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC9653AC 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 3.3V 125MHz Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MPC9653AFA 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 3.3V 125MHz Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MPC9653AFAR2 功能描述:IC PLL CLK GENERATOR 1:8 32-LQFP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
MPC9653FA 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 3.3V 125MHz Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MPC9658 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:3.3V 1:10 LVCMOS PLL Clock Generator