- 您現在的位置：買賣IC網 > PDF目錄26839 > MPC9608ACR2 (INTEGRATED DEVICE TECHNOLOGY INC) 9608 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 PDF資料下載
參數資料
| 型號： | MPC9608ACR2 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 9608 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | 7 X 7 MM, LEAD FREE, PLASTIC, LQFP-32 |
| 文件頁數： | 12/12頁 |
| 文件大?。?/td> | 315K |
| 代理商： | MPC9608ACR2 |
Advanced Clock Drivers Device Data
Freescale Semiconductor
9
MPC9608
Figure 9. Output-to-Output Skew tSK(O)
The pin-to-pin skew is defined as the worst case difference in propagation delay between
any similar delay path within a single device.
VCC
VCC ÷ 2
GND
VCC
VCC ÷ 2
GND
tSK(O)
VCC
VCC ÷ 2
GND
VCC
VCC ÷ 2
GND
t()
CCLK
FB_IN
Figure 10. Propagation Delay (tPD, static phase offset)
Test Reference
The time from the PLL controlled edge to the non controlled edge, divided by the time between
PLL controlled edges, expressed as a percentage.
VCC
VCC ÷ 2
GND
tP
T0
DC = tP/T0 x 100%
Figure 11. Output Duty Cycle (DC)
Figure 12. I/O Jitter
The deviation in t0 for a controlled edge with respect to a t0 mean in a random sample
of cycles.
TJIT() = |T0 - T1 mean|
CCLK
FB_IN
Figure 13. Cycle-to-Cycle Jitter
The variation in cycle time of a signal between adjacent cycles, over a random sample of
adjacent cycle pairs.
TN
TJIT(CC) = |TN -TN + 1|
TN + 1
Figure 14. Period Jitter
The deviation in cycle time of a signal with respect to the ideal period over a random sample
of cycles.
TJIT(PER) = |TN - 1/f0|
T0
Figure 15. Output Transition Time Test Reference
tF
tR
VCC = 3.3 V
2.4
0.55
Figure 16. Setup and Hold Time (ts, tH) Test Reference
VCC
GND
ts
CCLK
CLK_STOP
VCC
GND
tH
VCC ÷ 2
相關PDF資料 |
PDF描述 |
|---|---|
| MPC9608FAR2 | 9608 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9608AC | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC961CFAR2 | 961 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC961CFA | 961 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC961CAC | 961 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MPC9608FA | 功能描述:時鐘緩沖器 3.3V 200MHz Clock Generator RoHS:否 制造商:Texas Instruments 輸出端數量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| MPC9608FAR2 | 制造商:Integrated Device Technology Inc 功能描述:ZERO DLY PLL CLOCK BFFR SGL 32LQFP - Tape and Reel |
| MPC961C | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE ZERO DELAY BUFFER |
| MPC961CAC | 功能描述:時鐘緩沖器 RoHS:否 制造商:Texas Instruments 輸出端數量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| MPC961CACR2 | 功能描述:IC BUFFER ZD 1:18 PLL 32-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數:- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
發(fā)布緊急采購，3分鐘左右您將得到回復。