參數(shù)資料
型號: MPC93H52AC
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 8/14頁
文件大小: 0K
描述: IC CLK GEN ZD 1:11 32-LQFP
標(biāo)準(zhǔn)包裝: 250
類型: PLL 時鐘發(fā)生器
PLL: 帶旁路
輸入: LVCMOS
輸出: LVCMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:11
差分 - 輸入:輸出: 無/無
頻率 - 最大: 240MHz
除法器/乘法器: 是/無
電源電壓: 3.135 V ~ 3.465 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 32-LQFP
供應(yīng)商設(shè)備封裝: 32-TQFP(7x7)
包裝: 托盤
MPC93H52 REVISION 5 FEBRUARY 15, 2013
3
2013 Integrated Device Technology, Inc.
MPC93H52 Data Sheet
3.3 V 1:11 LVCMOS ZERO DELAY CLOCK GENERATOR
Table 1. Pin Configuration
Pin
I/O
Type
Function
CCLK
Input
LVCMOS
PLL reference clock signal
FB_IN
Input
LVCMOS
PLL feedback signal input, connect to an output
F_RANGE
Input
LVCMOS
PLL frequency range select
FSELA
Input
LVCMOS
Frequency divider select for bank A outputs
FSELB
Input
LVCMOS
Frequency divider select for bank B outputs
FSELC
Input
LVCMOS
Frequency divider select for bank C outputs
PLL_EN
Input
LVCMOS
PLL enable/disable
MR/OE
Input
LVCMOS
Output enable/disable (high-impedance tristate) and device reset
QA0–4, QB0–3, QC0–1
Output
LVCMOS
Clock outputs
GND
Supply
Ground
Negative power supply
VCCA
Supply
VCC
PLL positive power supply (analog power supply). It is recommended to
use an external RC filter for the analog power supply pin VCCA. Please
VCC
Supply
VCC
Positive power supply for I/O and core
Table 2. Function Table
Control
Default
0
1
F_RANGE, FSELA, FSELB, and FSELC control the operating PLL frequency range and input/output frequency ratios.
See Table 7 and Table 8 for supported frequency ranges and output to input frequency ratios.
F_RANGE
0
VCO
1 (High input frequency range)
VCO
2 (Low input frequency range)
FSELA
0
Output divider
4
Output divider
6
FSELB
0
Output divider
4
Output divider
2
FSELC
0
Output divider
2
Output divider
4
MR/OE
0
Outputs enabled (active)
Outputs disabled (high-impedance state) and
reset of the device. During reset, the PLL
feedback loop is open and the VCO is operating
at its lowest frequency. The MPC93H52 requires
reset after any loss of PLL lock. Loss of PLL lock
may occur when the external feedback path is
interrupted. The length of the reset pulse should
be greater than two reference clock cycles
(CCLK). The device is reset by the internal
power-on reset (POR) circuitry during power-up.
PLL_EN
0
Normal operation mode with PLL enabled.
Test mode with PLL disabled. CCLK is
substituted for the internal VCO output.
MPC93H52 is fully static and no minimum
frequency limit applies. All PLL related AC
characteristics are not applicable.
相關(guān)PDF資料
PDF描述
MPC93R51AC IC PLL CLK DRIVER LV 32-LQFP
MPC9608AC IC CLOCK BUFFER ZD 1:10 32-LQFP
MPC962309EJ-1H IC BUFFER ZD 1:5 3.3V 16-TSSOP
MPC96877VK IC CLK DRIVER 1:10 SDRAM 52-BGA
MPC9773AE IC PLL CLK GEN 1:12 3.3V 52-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC93H52ACR2 功能描述:IC CLK GEN ZD 1:11 32-LQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
MPC93H52FA 功能描述:IC CLOCK GEN/DVR HI-DRIVE 32LQFP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
MPC93H52FAR2 制造商:Integrated Device Technology Inc 功能描述:ZERO DLY PLL CLOCK GEN SGL 32LQFP - Tape and Reel
MPC93R51 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER
MPC93R51AC 功能描述:時鐘驅(qū)動器及分配 3.3V 240MHz Clock Generator RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel