- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄80461 > MPC9230FNR2 (MOTOROLA INC) 800 MHz, OTHER CLOCK GENERATOR, PQCC28 PDF資料下載
參數(shù)資料
| 型號： | MPC9230FNR2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數(shù)： | 1/9頁 |
| 文件大?。?/td> | 133K |
| 代理商： | MPC9230FNR2 |
4
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order Number: MPC9230/D
Rev 3, 03/2003
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA
408
800 MHz Low Voltage PECL
Clock Synthesizer
The MPC9230 is a 3.3V compatible, PLL based clock synthesizer tar-
geted for high performance clock generation in mid-range to high-perfor-
mance telecom, networking and computing applications. With output fre-
quencies from 50 MHz to 800 MHz and the support of differential PECL
output signals the device meets the needs of the most demanding clock
applications.
Features
50 MHz to 800 MHz synthesized clock output signal
Differential PECL output
LVCMOS compatible control inputs
On-chip crystal oscillator for reference frequency generation
Alternative LVCMOS compatible reference clock input
3.3V power supply
Fully integrated PLL
Minimal frequency overshoot
Serial 3-wire programming interface
Parallel programming interface for power-up
32 lead LQFP and 28 PLCC packaging
SiGe Technology
Ambient temperature range 0°C to +70°C
Pin and function compatible to the MC12430
Functional Description
The internal crystal oscillator uses the external quartz crystal as the
basis of its frequency reference. The frequency of the internal crystal
oscillator is divided by 16 and then multiplied by the PLL. The VCO within
the PLL operates over a range of 800 to 1600 MHz. Its output is scaled by
a divider that is configured by either the serial or parallel interfaces. The
crystal oscillator frequency fXTAL, the PLL feedback-divider M and the
PLL post-divider N determine the output frequency.
The feedback path of the PLL is internal. The PLL adjusts the VCO output frequency to be 8
M times the reference frequency
by adjusting the VCO control voltage. Note that for some values of M (either too high or too low) the PLL will not achieve phase
lock. The PLL will be stable if the VCO frequency is within the specified VCO frequency range (800 to 1600 MHz). The M-value
must be programmed by the serial or parallel interface.
The PLL post-divider N is configured through either the serial or the parallel interfaces, and can provide one of four division
ratios (1, 2, 4, or 8). This divider extends performance of the part while providing a 50% duty cycle. The output driver is driven
differentially from the output divider, and is capable of driving a pair of transmission lines terminated 50
to VCC – 2.0V. The
positive supply voltage for the internal PLL is separated from the power supply for the core logic and output drivers to minimize
noise induced jitter.
The configuration logic has two sections: serial and parallel. The parallel interface uses the values at the M[8:0] and N[1:0]
inputs to configure the internal counters. It is recommended on system reset to hold the P_LOAD input LOW until power becomes
valid. On the LOW–to–HIGH transition of P_LOAD, the parallel inputs are captured. The parallel interface has priority over the
serial interface. Internal pullup resistors are provided on the M[8:0] and N[1:0] inputs prevent the LVCMOS compatible control
inputs from floating.
The serial interface centers on a fourteen bit shift register. The shift register shifts once per rising edge of the S_CLOCK input.
The serial input S_DATA must meet setup and hold timing as specified in the AC Characteristics section of this document. The
configuration latches will capture the value of the shift register on the HIGH–to–LOW edge of the S_LOAD input. See the
programming section for more information. The TEST output reflects various internal node values, and is controlled by the T[2:0]
bits in the serial data stream. In order to minimize the PLL jitter, it is recommended to avoid active signal on the TEST output.
FA SUFFIX
32 LEAD LQFP PACKAGE
CASE 873A
MPC9230
800 MHZ LOW VOLTAGE
CLOCK SYNTHESIZER
FN SUFFIX
28 LEAD PLCC PACKAGE
CASE 776
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC8641DVU1000GB | 32-BIT, 166.66 MHz, MICROPROCESSOR, CBGA1023 |
| MC8641DVU1333JB | 32-BIT, 166.66 MHz, MICROPROCESSOR, CBGA1023 |
| MC68020FE33E | 32-BIT, 33 MHz, MICROPROCESSOR, CQFP132 |
| MC68HC05P6FB | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP32 |
| MB89PV190A-201CF | MICROCONTROLLER, CQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC9239 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:900 MHz Low Voltage LVPECL Clock Synthesizer |
| MPC9239AC | 功能描述:時鐘合成器/抖動清除器 2.5 3.3V 250MHz Clock Generator RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| MPC9239ACR2 | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| MPC9239EI | 功能描述:時鐘合成器/抖動清除器 FSL 900MHz LVPECL Freq. Synthesizer RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| MPC9239EIR2 | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。