• 參數(shù)資料
    型號(hào): MPC8548ECPXATGB
    廠商: Freescale Semiconductor
    文件頁數(shù): 121/151頁
    文件大?。?/td> 0K
    描述: MPU POWERQUICC III 783-PBGA
    產(chǎn)品培訓(xùn)模塊: MPC8548 PowerQUICC III Processors
    標(biāo)準(zhǔn)包裝: 1
    系列: MPC85xx
    處理器類型: 32-位 MPC85xx PowerQUICC III
    速度: 1.2GHz
    電壓: 1.1V
    安裝類型: 表面貼裝
    封裝/外殼: 783-BBGA,F(xiàn)CBGA
    供應(yīng)商設(shè)備封裝: 783-FCPBGA(29x29)
    包裝: 托盤
    MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9
    Freescale Semiconductor
    71
    High-Speed Serial Interfaces (HSSI)
    to AC-coupling. Its value could be ranged from 140
    to 240 depending on the clock driver vendor’s
    requirement. R2 is used together with the SerDes reference clock receiver’s 50-
    termination resistor to
    attenuate the LVPECL output’s differential peak level such that it meets the SerDes reference clock’s
    differential input amplitude requirement (between 200 and 800 mV differential peak). For example, if the
    LVPECL output’s differential peak is 900 mV and the desired SerDes reference clock input amplitude is
    selected as 600 mV, the attenuation factor is 0.67, which requires R2 = 25
    Consult a clock driver chip
    manufacturer to verify whether this connection scheme is compatible with a particular clock driver chip.
    Figure 45. AC-Coupled Differential Connection with LVPECL Clock Driver (Reference Only)
    Figure 46 shows the SerDes reference clock connection reference circuits for a single-ended clock driver.
    It assumes the DC levels of the clock driver are compatible with the SerDes reference clock input’s DC
    requirement.
    Figure 46. Single-Ended Connection (Reference Only)
    SD_REF_CLK
    Clock Driver
    100
    Differential PWB Trace
    SerDes Refer.
    CLK Receiver
    Clock Driver
    CLK_Out
    LVPECL CLK Driver Chip
    R2
    MPC8548E
    10 nF
    CLK_Out
    R2
    R1
    Clock Driver
    50
    50
    R1
    SD_REF_CLK
    100
    Differential PWB Trace
    Clock Driver
    CLK_Out
    Single-Ended CLK
    Driver Chip
    MPC8548E
    33
    Total 50
    Assume clock driver’s
    output impedance is about 16
    50
    SerDes Refer.
    CLK Receiver
    50
    50
    相關(guān)PDF資料
    PDF描述
    MPC8572EVTAULE MPU POWERQUICC III 1023FCPBGA
    IDT7015L12PF IC SRAM 72KBIT 12NS 80TQFP
    MPC8572EVTAULD MPU POWERQUICC III 1023-PBGA
    IDT70V25L35J8 IC SRAM 128KBIT 35NS 84PLCC
    IDT70V25L25J8 IC SRAM 128KBIT 25NS 84PLCC
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    MPC8548ECPXAUJB 功能描述:微處理器 - MPU FG PQ38 8548 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
    MPC8548ECPXAUJC 功能描述:微處理器 - MPU REV2.1.3 FG PART 1333 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
    MPC8548ECPXAUJD 功能描述:微處理器 - MPU PQ38 PB XT WE 1333 R3.0 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
    MPC8548ECVTAQGA 制造商:Freescale Semiconductor 功能描述:MPC85XX RISC 32-BIT CMOS 1GHZ 1.8V/2.5V/3.3V 783-PIN BGA TRA - Bulk
    MPC8548ECVTAQGB 功能描述:微處理器 - MPU FG PQ38 8548 PB Free RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324