
MPC8280 PowerQUICC II Family Hardware Specifications, Rev. 2
82
Freescale Semiconductor
Document Revision History
0.3
6/2003
Removal of notes stating “no local bus” on VR-package devices. The MPC8270VR and the
MPC8275VR have local bus support.
References to “G2 core” changed to “G2_LE core.” See the
G2 Core Reference Manual
(G2CORERM/D).
Table 10: Addition of
θJB and θJC. Modifications to ZU package values.
Table 12: Addition of various configurations, Modification of values. Addition of note
3. Table 9: Addition of 66 MHZ and 100 MHz values. Addition of sp42a/sp43a.
Table 20: Addition of 66 MHZ and 100 MHz values
Table 12: sp30 values. sp33b @100 MHz value. Removal of previous note 2. Modification of
current note 2.
Section
6.2: Addition of note on PCI timing
Table 18, Table 32, Table 33, Table 36, Table 37: Addition of note 1 concerning minimum
operating frequencies
Addition of statement before clock tables about selection of clock configuration and input
frequency
0.2
11/2002
Table 25, “VR Pinout”: Addition of C18 to the Ground (GND) pin list (page 63)
0.1
—
Initial public release
Table 27. Document Revision History (continued)
Revision
Date
Substantive Changes