- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369926 > MPC8248VRM (Motorola, Inc.) MPC8272 PowerQUICC II Family Hardware Specifications PDF資料下載
參數(shù)資料
| 型號： | MPC8248VRM |
| 廠商： | Motorola, Inc. |
| 英文描述： | MPC8272 PowerQUICC II Family Hardware Specifications |
| 中文描述： | MPC8272的PowerQUICC II系列硬件規(guī)格 |
| 文件頁數(shù)： | 22/56頁 |
| 文件大?。?/td> | 539K |
| 代理商： | MPC8248VRM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
22
MPC8272 PowerQUICC II Family Hardware Specifications
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
Clock Configuration Modes
7
As shown in Table 14, the clocking mode is set according to two sources:
Clock Configuration Modes
PCI_CFG[0]— An input signal. Also defined as “PCI_HOST_EN.” Refer to the Chapter 6,
“External Signals,” and Chapter 9, “PCI Bridge,” in the
MPC8272 PowerQUICC II Family
Reference Manual
.
PCI_MODCK—Bit 27 in the Hard Reset Configuration Word. Refer to Chapter 5, “Reset,” in the
MPC8272 PowerQUICC II Family Reference Manual
.
Within each mode, the configuration of bus, core, PCI, and CPM frequencies is determined by seven bits
during the power-on reset—three hardware configuration pins (MODCK[1–3]) and four bits from hardware
configuration word[28–31] (MODCK_H). Both the PLLs and the dividers are set according to the selected
clock operation mode as described in the following sections.
NOTE
Clock configurations change only after PORESET is asserted.
NOTE: Tval (Output Hold)
The minimum Tval = 2 when PCI_MODCK = 1, and the minimum
Tval = 1 when PCI_MODCK = 0. Therefore, designers should use clock
configurations that fit this condition to achieve PCI-compliant AC timing.
7.1
PCI Host Mode
Table 15 and Table 16 show configurations for PCI host mode. The frequency values listed are for the
purpose of illustration only. Users must select a mode and input bus frequency so that the resulting
configuration does not exceed the frequency rating of the user’s device. Note that in PCI host mode the input
clock is the bus clock.
Table 14. MPC8272 Clocking Modes
Pins
Clocking Mode
PCI Clock Frequency
Range (MHZ)
Reference
PCI_CFG[0]
1
1
PCI_HOST_EN
2
Determines PCI clock frequency range.
PCI_MODCK
2
0
0
PCI host
50–66
Table 15
0
1
25–50
Table 16
1
0
PCI agent
50–66
Table 17
1
1
25–50
Table 18
F
Freescale Semiconductor, Inc.
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC8248VRP | MPC8272 PowerQUICC II Family Hardware Specifications |
| MPC8248VRT | MPC8272 PowerQUICC II Family Hardware Specifications |
| MPC8248ZQB | MPC8272 PowerQUICC II Family Hardware Specifications |
| MPC8271ZQE | MPC8272 PowerQUICC II Family Hardware Specifications |
| MPC8271ZQI | PAIR SAVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC8248VRMIBA | 功能描述:微處理器 - MPU 266 MHz 505.4 MIPS RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8248VRP | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications |
| MPC8248VRPIEA | 功能描述:微處理器 - MPU 300 MHz 570 MIPS RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC8248VRT | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications |
| MPC8248VRTIEA | 功能描述:微處理器 - MPU 400 MHz 760 MIPS RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。