- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗4010 > MPC8247CVRPIEA (Freescale Semiconductor)IC MPU POWERQUICC II 516-PBGA PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉锛� | MPC8247CVRPIEA |
| 寤犲晢锛� | Freescale Semiconductor |
| 鏂囦欢闋佹暩(sh霉)锛� | 51/61闋� |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC MPU POWERQUICC II 516-PBGA |
| 鐗硅壊鐢�(ch菐n)鍝侊細 | MPC8247 Communications Processors |
| 妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 40 |
| 绯诲垪锛� | MPC82xx |
| 铏曠悊鍣ㄩ鍨嬶細 | 32-浣� MPC82xx PowerQUICC II |
| 閫熷害锛� | 300MHz |
| 闆诲锛� | 1.5V |
| 瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
| 灏佽/澶栨锛� | 516-BBGA |
| 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 516-FPBGA锛�27x27锛� |
| 鍖呰锛� | 鎵樼洡 |
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�绗�38闋�绗�39闋�绗�40闋�绗�41闋�绗�42闋�绗�43闋�绗�44闋�绗�45闋�绗�46闋�绗�47闋�绗�48闋�绗�49闋�绗�50闋�鐣�(d膩ng)鍓嶇51闋�绗�52闋�绗�53闋�绗�54闋�绗�55闋�绗�56闋�绗�57闋�绗�58闋�绗�59闋�绗�60闋�绗�61闋�
MPC8272 PowerQUICC II Family Hardware Specifications, Rev. 3
Freescale Semiconductor
55
Pinout
CLKIN2
C21
No connect4
I/O power
B4, F3, J2, N4, AD1, AD5, AE8,
AC13, AD18, AB24, AB26, W23, R25,
M25, F25, C25, C22, B17, B12, B8,
E6, F6, H6, L5, L6, P6, T6, U6, V5,
Y5, AA6, AA8, AA10, AA11, AA14,
AA16, AA17, AB19, AB20, W21, U21,
T21, P21, N21, M22, J22, H21, F21,
F19, F17, E16, F14, E13, E12, F10,
E10, E9
Core Power
F5, K5, M5, AA5, AB7, AA13, AA19,
AA21, Y22, AC25, U22, R22, L21,
H22, E22, E20, E15, F13, F11, F8,
L3, V4, W3, AC11, AD11, AB15, U25,
T24, J24, H25, F23, B19, D17, C17,
D10, C10
Ground
E19, E2, K1, Y2, AE1, AE4, AD9,
AC14, AE17, AC19, AE25, V24, P26,
M26, G26, E26, B21, C12, C11, C8,
A8, B18, A18, A2, B1, B2, A5, C5, D4,
D6, G2, L4, P1, R1, R4, AC4, AE7,
AC23, Y25, N24, J23, A23, D23, D20,
E18, A13, A16, K10, K11, K12, K13,
K14, K15, K16, K17, L10, L11, L12,
L13, L14, L15, L16, L17, M10, M11,
M12, M13, M14, M15, M16, M17,
N10, N11, N12, N13, N14, N15, N16,
N17, P10, P11, P12, P13, P14, P15,
P16, P17, R10, R11,R12, R13, R14,
R15, R16, R17, T10, T11, T12, T13,
T14, T15, T16, T17, U10, U11, U12,
U13, U14, U15, U16, U17
1 Must be tied to ground.
2 Should be tied to VDDH via a 2K 惟 external pull-up resistor.
3 The default configuration of the CPM pins (PA[8鈥�31], PB[18鈥�31], PC[0鈥�1,4鈥�29], PD[7鈥�25, 29鈥�31]) is input. To prevent
excessive DC current, it is recommended either to pull unused pins to GND or VDDH, or to configure them as outputs.
4 This pin is not connected. It should be left floating.
5 Must be pulled down or left floating
Table 21. Pinout (continued)
Pin Name
Ball
MPC8272/MPC8248 and
MPC8271/MPC8247
MPC8272/MPC8271 Only
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| IDT7026S15J | IC SRAM 256KBIT 15NS 84PLCC |
| MPC7410VS450NE | IC MPU 32BIT 450MHZ 360-FCCLGA |
| IDT7007S15J | IC SRAM 256KBIT 15NS 68PLCC |
| MPC7410VS450LE | IC MPU 32BIT 450MHZ 360-FCCLGA |
| MPC7410VS400NE | IC MPU 32BIT 400MHZ 360-FCCLGA |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| MPC8247CVRT | 鍒堕€犲晢:MOTOROLA 鍒堕€犲晢鍏ㄧū:Motorola, Inc 鍔熻兘鎻忚堪:MPC8272 PowerQUICC II Family Hardware Specifications |
| MPC8247CVRTIEA | 鍔熻兘鎻忚堪:寰檿鐞嗗櫒 - MPU 400 MHz 760 MIPS RoHS:鍚� 鍒堕€犲晢:Atmel 铏曠悊鍣ㄧ郴鍒�:SAMA5D31 鏍稿績:ARM Cortex A5 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:32 bit 鏈€澶ф檪閻橀牷鐜�:536 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:32 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:128 KB 鎺ュ彛椤炲瀷:CAN, Ethernet, LIN, SPI,TWI, UART, USB 宸ヤ綔闆绘簮闆诲:1.8 V to 3.3 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:FBGA-324 |
| MPC8247CZQ | 鍒堕€犲晢:MOTOROLA 鍒堕€犲晢鍏ㄧū:Motorola, Inc 鍔熻兘鎻忚堪:MPC8272 PowerQUICC II Family Hardware Specifications |
| MPC8247CZQB | 鍒堕€犲晢:FREESCALE 鍒堕€犲晢鍏ㄧū:Freescale Semiconductor, Inc 鍔熻兘鎻忚堪:PowerQUICC II鈶� Family Hardware Specifications |
| MPC8247CZQE | 鍒堕€犲晢:FREESCALE 鍒堕€犲晢鍏ㄧū:Freescale Semiconductor, Inc 鍔熻兘鎻忚堪:PowerQUICC II鈶� Family Hardware Specifications |
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�
