
A-14
MPC565/MPC566 Reference Manual
MOTOROLA
Index of Memory Map Tables
TPU_B
0x30 44001
S1
TPUMCR_B
TPU3_B Module Configuration Register
16 only
S, M
0x30 4402
T
TCR_B
TPU3_B Test Configuration Register
16
S, M
0x30 4404
S
DSCR_B
TPU3_B Development Support Control Register
162
S, M
0x30 4406
S
DSSR_B
TPU3_B Development Support Status Register
162
S, M
0x30 4408
S
TICR_B
TPU3_B Interrupt Configuration Register
162
S, M
0x30 440A
S
CIER_B
TPU3_B Channel Interrupt Enable Register
162
S, M
0x30 440C
S
CFSR0_B
TPU3_B Channel Function Selection Register 0
162
S, M
0x30 440E
S
CFSR1_B
TPU3_B Channel Function Selection Register 1
162
S, M
0x30 4410
S
CFSR2_B
TPU3_B Channel Function Selection Register 2
162
S, M
0x30 4412
S
CFSR3_B
TPU_B Channel Function Selection Register 3
162
S, M
0x30 4414
S/U3
HSQR0_B
TPU_B Host Sequence Register 0
162
S, M
0x30 4416
S/U3
HSQR1_B
TPU_B Host Sequence Register 1
162
S, M
0x30 4418
S/U3
HSRR0_B
TPU_B Host Service Request Register 0
162
S, M
0x30 441A
S/U3
HSRR1_B
TPU_B Host Service Request Register 1
162
S, M
0x30 441C
S
CPR0_B
TPU_B Channel Priority Register 0
162
S, M
0x30 441E
S
CPR1_B
TPU_B Channel Priority Register 1
162
S, M
0x30 4420
S
CISR_B
TPU_B Channel Interrupt Status Register
16
S, M
0x30 4422
T
LR_B
TPU_B Link Register
162
S, M
0x30 4424
T
SGLR_B
TPU_B Service Grant Latch Register
162
S, M
0x30 4426
T
DCNR_B
TPU_B Decoded Channel Number Register
162
S, M
0x30 4428
S4
TPUMCR2_B
TPU_B Module Configuration Register 2
162
S, M
0x30 442A
S
TPUMCR3_B
TPU_B Module Configuration Register 3
16, 322
S, M
0x30 442C
T
ISDR_B
TPU_B Internal Scan Data Register
16, 322
—
0x30 442E
T
ISCR_B
TPU_B Internal Scan Control Register
16, 322
—
0x30 4500 –
0x30 450F
S/U3
—
TPU_B Channel 0 Parameter Registers
16, 322
—
0x30 4510 –
0x30 451F
S/U3
—
TPU_B Channel 1 Parameter Registers
16, 322
—
0x30 4520 –
0x30 452F
S/U3
—
TPU_B Channel 2 Parameter Registers
16, 322
—
0x30 4530 –
0x30 453F
S/U3
—
TPU_B Channel 3 Parameter Registers
16, 322
—
0x30 4540 –
0x30 454F
S/U3
—
TPU_B Channel 4 Parameter Registers
16, 322
—
Table A-10. Time Processor Unit 3 A and B (TPU3 A and B) (continued)
Address
Access
Symbol
Register
Size
Reset