- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45338 > MPC5566MVR80 (FREESCALE SEMICONDUCTOR INC) 32-BIT, FLASH, 80 MHz, MICROCONTROLLER, PBGA416 PDF資料下載
參數(shù)資料
| 型號： | MPC5566MVR80 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, FLASH, 80 MHz, MICROCONTROLLER, PBGA416 |
| 封裝： | 27 X 27 MM, 1 MM PITCH, LEAD FREE, PLASTIC, MS-034AAL-1, BGA-416 |
| 文件頁數(shù)： | 57/66頁 |
| 文件大?。?/td> | 1351K |
| 代理商： | MPC5566MVR80 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當(dāng)前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
MPC5566 Microcontroller Data Sheet, Rev. 2.0
Revision History for the MPC5566 Data Sheet
Freescale Semiconductor
60
Table 9, DC Electrical Specifications (continued)
Spec 27e, Operating current 1.5 V supplies @ 147 MHz:
Added maximum values for 8-way cache: all with footnote 11.
1.65 typical = 650,
1.35 typical = 530,
1.65 high = 820,
1.35 high = 650.
Added 4-way cache: all with footnote 11.
1.65 high = 720
1.35 high = 585
Spec 28: Changed 132 MHz to fMAX MHz.
Spec 29: Deleted @ 132 MHz.
Corrected footnote 3 to read: If standby operation is not required, connect the VSTBY to ground.
Combined old footnotes 11 and 12 for new footnote 6 and added to specs 27a, b, and c on the 8-way cache line
that reads: Eight-way cache enabled (L1CSR0[CORG] = 0b0).
Deleted footnotes 12 and 13 about preliminary specifications and specification pending characterization.
Table 12, FMPLL Electrical Characteristics:
Added (TA = TL – TH) to the end of the second line in the table title.
Spec 1, footnote 1 in column 2: ‘PLL reference frequency range’: Changed to read ‘Nominal crystal and external
reference values are worst-case not more than 1%. The device operates correctly if the frequency remains within
± 5% of the specification limit. This tolerance range allows for a slight frequency drift of the crystals over time.
The designer must thoroughly understand the drift margin of the source clock.‘
Specs 12 and 13: Grouped (2 x Cl).
Spec 21, column 2: Changed fref_crystal to fref in ICO frequency equation, and
added the same equation but substituted fref_ext for fref for the external reference clock, giving:
fico = [ fref_crystal × (MFD + 4) ] ÷ (PREDIV + 1)
fico = [ fref_ext × (MFD + 4) ] ÷ (PREDIV + 1)
Spec 21, column 4, Max: Deleted old footnote 18 that reads:
The ICO frequency can be higher than the maximum allowable system frequency. For this case, set the CMPLL
synthesizer control register reduced frequency divider (FMPLL_SYNCR[RFD]) to divide-by-two (RFD = 0b001).
Therefore, for a 40 MHz maximum device (system frequency), program the FMPLL to generate 80 MHz at the
ICO output and then divide-by-two the RFD to provide the 40 MHz system clock.’
Spec 21: Changed column 5 from ‘fSYS’ MHz’ to: ‘fMAX’.
Spec 22: Changed column 4, Max Value from fMAX to 20, and added footnote 17 to read, ‘Maximum value for
dual controller (1:1) mode is (fMAX ÷ 2) and the predivider set to 1 (FMPLL_SYNCR[PREDIV] = 0b001).’
Table 13, eQADC Conversion Specifications:
Added (TA = TL – TH) to the table title.
Table 14, Flash Program and Erase Specifications:
Added (TA = TL – TH) to the table title.
Specs 7, 8, 9, and 10 Inserted new values for the H7Fa Flash pre-program and erase times and used the previous
values for Typical values.
48 KB: from 340 to 345
64 KB: from 400 to 415
Spec 8, 128KB block pre-program and erase time, Max column value from 15,000 to 7,500.
Moved footnote 1 from the table title to directly after the ‘Typical’ in the column 5 header.
Footnote 2: Changed from: ‘Initial factory condition:
≤ 100 program/erase cycles, 25 oC, typical supply voltage,
80 MHz minimum system frequency.‘ To: ‘Initial factory condition:
≤ 100 program/erase cycles, 25 oC, using a
typical supply voltage measured at a minimum system frequency of 80 MHz.’
Table 33. Table and Figure Changes Between Rev. 0.0 and Rev. 1.0 (continued)
Location
Description of Changes
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
MPC551x
and
MPC5533
products
in
208
MAPBGA
packages;
MPC5534
and
MPC5553
products
in
208
and
496
MAPBGA
packages;
MPC5554,
MPC5565,
MPC5566
and
MPC5567
products
in
496
MAPBGA
packages
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC5567MZQ112 | FLASH, 112 MHz, MICROCONTROLLER, PBGA324 |
| MPC5567MVZ80 | FLASH, 80 MHz, MICROCONTROLLER, PBGA324 |
| MPC5567MVR112 | FLASH, 112 MHz, MICROCONTROLLER, PBGA416 |
| MPC5601PEF0VLL6 | 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP100 |
| MPC5602F0VLH6R | 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC5566MZP132 | 功能描述:32位微控制器 - MCU 3M FLASH,32K CACHE 128K RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT |
| MPC5566MZP132R | 制造商:Freescale Semiconductor 功能描述:32-BIT MPC55XX POWERPC RISC 3MB FLASH 1.8V/2.5V/3.3V/5V 416 - Tape and Reel |
| MPC5566MZP144 | 功能描述:32位微控制器 - MCU 3M FLASH32K CACHE 128K RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT |
| MPC5567 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5567EVB | 功能描述:BOARD EVALUATION MPC5567MZP132 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 傳感器類型:CMOS 成像，彩色（RGB） 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。