參數(shù)資料
型號： MPC5200CVR400
廠商： Freescale Semiconductor
文件頁數(shù)： 8/80頁
文件大小： 0K
描述： IC MPU 32BIT 400MHZ PPC 272-PBGA
標(biāo)準(zhǔn)包裝： 40
系列： MPC52xx
核心處理器： 603e G2 LE
芯體尺寸： 32-位
速度： 400MHz
連通性： CAN，EBI/EMI，以太網(wǎng)，I²C，IrDA，J1850，SPI，UART/USART，USB
外圍設(shè)備： AC'97，DMA，I²S，POR，PWM，WDT
輸入/輸出數(shù)： 56
程序存儲器類型： 外部程序存儲器
RAM 容量： 16K x 8
電壓 - 電源 (Vcc/Vdd)： 1.42 V ~ 1.58 V
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 272-BBGA
包裝： 托盤
MPC5200 Data Sheet, Rev. 4
Electrical and Thermal Characteristics
Freescale Semiconductor
16
3.3.3
Resets
The MPC5200 has three reset pins:
PORRESET - Power on Reset
HRESET - Hard Reset
SRESET - Software Reset
These signals are asynchronous I/O signals and can be asserted at any time. The input side uses a Schmitt
trigger and requires the same input characteristics as other MPC5200 inputs, as specified in the DC
Electrical Specifications section. Table 14 specifies the pulse widths of the Reset inputs.
Notes:
1. For PORRESET the value of the minimum pulse width reflects the power on sequence. If PORRESET is asserted afterwards
its minimum pulse width equals the minimum given for HRESET related to the same reference clock.
2. The tVDD_stable describes the time which is needed to get all power supplies stable.
3. For tlock, refer to the Oscillator/PLL section of this specification for further details.
4. For tup_osc, refer to the Oscillator/PLL section of this specification for further details.
5. Following the deassertion of PORRESET, HRESET and SRESET remain low for 4096 reference clock cycles.
6. The deassertion of HRESET for at least the minimum pulse width forces the internal resets to be active for an additional 4096
clock cycles.
NOTE
As long as VDD is not stable the HRESET output is not stable.
Table 13. SYS_XTAL_IN Timing
Sym
Description
Min
Max
Units
SpecID
tCYCLE
SYS_XTAL_IN cycle time.1
NOTES:
1
CAUTION—The SYS_XTAL_IN frequency and system PLL_CFG[0-6] settings must be chosen such that the
resulting system frequencies do not exceed their respective maximum or minimum operating frequencies. See the
MPC5200 User Manual [1].
28.6
64.1
ns
A2.1
tRISE
SYS_XTAL_IN rise time.
—
5.0
ns
A2.2
tFALL
SYS_XTAL_IN fall time.
—
5.0
ns
A2.3
tDUTY
SYS_XTAL_IN duty cycle (measured at VM).
2
SYS_XTAL_IN duty cycle is measured at VM.
40.0
60.0
%
A2.4
CVIH
SYS_XTAL_IN input voltage high
2.0
—
V
A2.5
CVIL
SYS_XTAL_IN input voltage low
—
0.8
V
A2.6
Table 14. Reset Pulse Width
Name
Description
Min Pulse Width
Max Pulse
Width
Reference Clock
SpecID
PORRESET
Power On Reset
tVDD_stable+tup_osc+tlock
—
SYS_XTAL_IN
A3.1
HRESET
Hardware Reset
4 clock cycles
—
SYS_XTAL_IN
A3.2
SRESET
Software Reset
4 clock cycles
—
SYS_XTAL_IN
A3.3
相關(guān)PDF資料
PDF描述
MCF5484CVR200 IC MPU 32BIT COLDF 388-PBGA
MCF5484CZP200 IC MPU 32BIT COLDF 388-PBGA
MCF5475VR266 IC MPU 32BIT COLDF 388-PBGA
SX1502I087TRT IC GPIO EXPANDER I2C 8CH 20QFN
VI-2WW-IY CONVERTER MOD DC/DC 5.5V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC5200CVR400B 功能描述:微處理器 - MPU HABANERO INDUS PBFREE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC5200CVR400B 制造商:Freescale Semiconductor 功能描述:IC, 32BIT PROCESSOR
MPC5200CVR400BR2 制造商:Freescale Semiconductor 功能描述:MPU MPC52XX RISC 32BIT 400MHZ 2.5V/3.3V 272BGA - Tape and Reel
MPC5200CVR466B 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SDRAM/DDR Memory Controller
MPC5200ID 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MPC5200 Hardware Specifications
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*