- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371134 > MPC2105A (Motorola, Inc.) 512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC2105A |
| 廠商： | Motorola, Inc. |
| 英文描述： | 512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| 中文描述： | 512KB和1MB的二級(jí)緩存模塊BurstRAM為PowerPC制備/ CH旺平臺(tái) |
| 文件頁(yè)數(shù)： | 12/20頁(yè) |
| 文件大?。?/td> | 245K |
| 代理商： | MPC2105A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
MPC2105A
MPC2106A
MPC2105B
MPC2106B
12
MOTOROLA FAST SRAM
TAG RAM AC OPERATING CONDITIONS AND CHARACTERISTICS
(VCC = 5.0 V
±
5%, TA = 0 to + 70
°
C, Unless Otherwise Noted)
Input Timing Measurement Reference Level
Input Pulse Levels
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input Rise/Fall Time
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . . . .
0 to 3.0 V
3 ns
Output Timing Measurement Reference Level
Output Load
. . . . . . . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . .
Figure 1a Unless Otherwise Noted
TAG RAM READ CYCLE
(See Notes 1 through 4)
Tag RAM
Parameter
Symbol
Min
Max
Unit
Clock Access Time
tKHQV
—
10
ns
Output Enable to Output Valid
tGLQV
—
8
ns
Output Enable to Output Active
tGLQX
0
—
ns
Output Disable to Q High–Z
tGHQZ
1
6
ns
Status Bit Hold from Address Change
tAXSX
3
—
ns
Address Access Time Status Bits
tAVSV
—
10
ns
Tag Bit Hold from Address Change
tAVQX
3
—
ns
Address Access Time Tag Bits
tAVQV
—
12
ns
NOTES:
1. Setup and hold times, W (write) refers to TWE.
2. A read cycle is defined by TWE high. A write cycle is defined by TWE low.
3. Maximum access times are guaranteed for all possible MC68040 and PowerPC external bus cycles.
4. Tag reads are asynchronous.
TAG RAM WRITE CYCLE
(See Notes 1 through 4)
Tag RAM
Parameter
Symbol
Min
Max
Unit
Cycle Time
tKHKH
15
—
ns
Clock High Pulse Width
tKHKL
4.5
—
ns
Clock Low Pulse Width
tKLKH
4.5
—
ns
Clock High to Output Active
tKHQX
1.5
—
ns
Setup Times
Address
Write
tAVKH
tWVKH
3
—
ns
Hold Times
Address
Write
tKHAX
tKHWX
1.5
—
ns
Status Output Hold
tKHSX
0
—
ns
Clock High to Status Bits Valid
tKHSV
—
9
ns
NOTES:
1. Setup and hold times, W (write) refers to TWE.
2. A read cycle is defined by TWE high. A write cycle is defined by TWE low.
3. Maximum access times are guaranteed for all possible MC68040 and PowerPC external bus cycles.
4. Tag writes are synchronous.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC2106CDG66 | 512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2106BSG66 | 512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2107SG15 | 256KB and 512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2105PDG66 | 256KB/512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2104 | 256KB and 512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC2105ASG66 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2105BSG66 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2105C | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2105CDG66 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
| MPC2105PDG66 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:256KB/512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。