- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371134 > MPC2002SG50 (MOTOROLA INC) 256KB and 512KB BurstRAM Secondary Cache Module for PowerPC - Based Systems PDF資料下載
參數(shù)資料
| 型號： | MPC2002SG50 |
| 廠商： | MOTOROLA INC |
| 元件分類： | DRAM |
| 英文描述： | 256KB and 512KB BurstRAM Secondary Cache Module for PowerPC - Based Systems |
| 中文描述： | 64K X 36 CACHE SRAM MODULE, 14 ns, DMA136 |
| 封裝： | DIMM-136 |
| 文件頁數(shù)： | 8/14頁 |
| 文件大?。?/td> | 234K |
| 代理商： | MPC2002SG50 |
MPC2002
MPC2003
8
MOTOROLA FAST SRAM
AC OPERATING CONDITIONS AND CHARACTERISTICS
(VCC = 5.0 V
±
5% TA = 0 to + 70
°
C, Unless Otherwise Noted)
Input Timing Measurement Reference Level
Input Pulse Levels
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input Rise/Fall Time
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . . . .
0 to 3.0 V
3 ns
Output Timing Reference Level
Output Load
. . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . .
See Figure 1A Unless Otherwise Noted
READ/WRITE CYCLE TIMING
(See Notes 1, 2, and 3) (W refers to either or both byte write enables)
MPC2002SG66/
MPC2003SG66
MPC2002SG60/
MPC2003SG60
MPC2002SG50/
MPC2003SG50
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Unit
Notes
Cycle Time
tKHKH
tKHQV
tGLQV
tKHQX1
tKHQX2
tGLQX
15
—
16.6
—
20
—
ns
Clock Access Time
—
9
—
11
—
14
ns
4
Output Enable to Output Valid
—
5
—
5
—
6
ns
Clock High to Output Active
6
—
6
—
6
—
ns
Clock High to Output Change
3
—
3
—
3
—
ns
Output Enable to Output
Active
0
—
0
—
0
—
ns
Output Disable to Q High–Z
tGHQZ
tKHQZ
tKHKL
tKLKH
tAVKH
tTSVKH
tDVKH
tWVKH
tBAVKH
tEVKH
2
6
2
6
2
6
ns
5
Clock High to Q High–Z
—
6
—
6
—
6
ns
5
Clock High Pulse Width
5
—
5
—
6
—
ns
Clock Low Pulse Width
5
—
5
—
6
—
ns
Setup Times:
Address
Address Status
Data In
Write
Address Advance
Chip Select
2.5
—
2.5
—
2.5
—
ns
6
Hold Times:
Address
Address Status
Data In
Write
Address Advance
Chip Select
tKHAX
tKHTSX
tKHDX
tKHWX
tKHBAX
tKHEX
0.5
—
0.5
—
0.5
—
ns
6
NOTES:
1. A read cycle is defined by UW and LW high or TSP low for the setup and hold times. A write cycle is defined by LW or UW low and TSP high
for the setup and hold times.
2. All read and write cycle timings are referenced from K or G.
3. G is a don’t care when UW or LW is sampled low.
4. Maximum access times are guaranteed for all possible PowerPC 60x external bus cycles.
5. Transition is measured
±
500 mV from steady–state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any
given voltage and temperature, tKHQZ max is less than tKHQX1 min for a given device and from device to device.
6. This is a synchronous device. All addresses must meet the specified setup and hold times for
ALL
rising edges of clock (K) whenever TSP
or TSC are low and the chip is selected. All other synchronous inputs must meet the specified setup and hold times for
ALL
rising edges of
K when the chip is selected.Chip enable must be valid at each rising edge of clock for the device (when TSP or TSC is low) to remain enabled.
AC TEST LOADS
Figure 1A
Figure 1B
5 pF
+ 5 V
OUTPUT
480
255
OUTPUT
Z0 = 50
RL = 50
VL = 1.5 V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC2002SG60 | 256KB and 512KB BurstRAM Secondary Cache Module for PowerPC - Based Systems |
| MPC2002 | 256KB and 512KB BurstRAM Secondary Cache Module for PowerPC - Based Systems |
| MPC2002SG66 | 256KB and 512KB BurstRAM Secondary Cache Module for PowerPC - Based Systems |
| MPC2003SG60 | 256KB and 512KB BurstRAM Secondary Cache Module for PowerPC - Based Systems |
| MPC2003SG66 | 256KB and 512KB BurstRAM Secondary Cache Module for PowerPC - Based Systems |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC2002SG60 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256KB and 512KB BurstRAM Secondary Cache Module for PowerPC - Based Systems |
| MPC2002SG66 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256KB and 512KB BurstRAM Secondary Cache Module for PowerPC - Based Systems |
| MPC2003SG50 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256KB and 512KB BurstRAM Secondary Cache Module for PowerPC - Based Systems |
| MPC2003SG60 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256KB and 512KB BurstRAM Secondary Cache Module for PowerPC - Based Systems |
| MPC2003SG66 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256KB and 512KB BurstRAM Secondary Cache Module for PowerPC - Based Systems |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。