
Advance Information
MMC2114 MMC2113 MMC2112 — Rev. 1.0
442
Queued Analog-to-Digital Converter (QADC)
MOTOROLA
Queued Analog-to-Digital Converter (QADC)
19.8.5 Control Registers
This subsection describes the QADC control registers.
19.8.5.1 QADC Control Register 0 (QACR0)
QADC Control Register 0 (QACR0) establishes the QADC sampling
clock (QCLK) with prescaler parameter fields and defines whether
external multiplexing is enabled. Typically, these bits are written once
when the QADC is initialized and not changed thereafter.
Read: Anytime
Write: Anytime except during stop mode
MUX — Externally Multiplexed Mode Bit
The MUX bit configures the QADC for operation in externally
multiplexed mode, which affects the interpretation of the channel
numbers and forces the MA[1:0] pins to be outputs.
1 = Externally multiplexed, up to 18 possible channels
0 = Internally multiplexed, up to 8 possible channels
Address: 0x00ca_000a and 0x00ca_000b
Bit 15
14
13
12
11
10
9
Bit 8
Read:
MUX
00
TRG
0000
Write:
Reset:
00
000000
Bit 7
6
54321
Bit 0
Read:
0
QPR6
QPR5
QPR4
QPR3
QPR2
QPR1
QPR0
Write:
Reset:
00
010011
= Writes have no effect and the access terminates without a transfer error exception.
Figure 19-8. QADC Control Register 0 (QACR0)