
908E625
36
MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA
Autonomous Watchdog (AWD)
The Autonomous Watchdog module consists of three
functions:
Watchdog function for the CPU in RUN mode
Periodic interrupt function in STOP mode
Cyclic wake-up function in STOP mode
The AWD is enabled if AWDIE, AWDRE, or AWDCC in the
AWDCTL Register is set. If these bits are cleared, the AWD
oscillator is disabled and the watchdog switched off.
Watchdog
The watchdog function is only available in RUN mode. On
setting the AWDRE bit, watchdog functionality in RUN mode is
activated. Once this function is enabled, it is not possible to
disable it via software.
If the timer reaches end value and AWDRE is set, a system
reset is
initiated. Operations of the watchdog function cease in
STOP mode. Normal operation will be continued when the
system is back to RUN mode.
To prevent a watchdog reset, the watchdog timeout counter
must be reset before it reaches the end value. This is done by
a write to the AWDRST bit in the AWDCTL Register.
Periodic Interrupt
Periodic interrupt is
only
available in STOP mode. It is
enabled by setting the AWDIE bit in the AWDCTL Register. If
AWDIE is set, the AWD wakes up the system after a fixed
period of time. This time period can be selected with bit AWDR
in the AWDCTL Register.
Cyclic Wake-Up
The cyclic wake-up feature is only available in STOP mode.
If this feature is enabled, the selected Hall-effect sensor input
terminals are switched on and sensed. If a “1” is detected on
one of these inputs and the interrupt for the Hall-effect sensors
is enabled, a system wake-up is performed. (Switch on main
voltage regulator and assert
IRQ_A
to the microcontroller).
Autonomous Watchdog Control Register (AWDCTL)
AWDRST—Autonomous Watchdog Reset Bit
This write-only bit resets the Autonomous Watchdog timeout
period. AWDRST always reads 0. Reset clears AWDRST bit.
1 = Reset AWD and restart timeout period.
0 = No effect.
AWDRE—Autonomous Watchdog Reset Enable Bit
This read/write bit enables resets on AWD timeouts. A reset
on the
RST_A
is only asserted when the device is in RUN mode.
AWDRE is one-time setable (write once) after each reset. Reset
clears the AWDRE bit.
1 = Autonomous watchdog enabled.
0 = Autonomous watchdog disabled.
AWDIE—Autonomous Watchdog Interrupt Enable Bit
This read/write bit enables CPU interrupts by the
Autonomous Watchdog timeout flag, AWFD.
IRQ_A
is only
asserted when the device is in STOP mode. Reset clears the
AWDIE bit.
1 = CPU interrupt requests from AWDF enabled.
0 = CPU interrupt requests from AWDF disabled.
AWDCC—Autonomous Watchdog Cyclic Check
This read/write bit enables the cyclic check of the two-
terminal Hall-effect sensor and the analog inputs. Reset clears
the AWDCC bit.
1 = Cyclic check of the Hall-effect sensor and analog port.
0 = No cyclic check of the Hall-effect sensor and analog
port.
AWDF—Autonomous Watchdog Timeout Flag Bit
This read/write flag is set when the Autonomous Watchdog
has timed out. Clear AWDF by writing a logic [1] to AWDF.
Clearing AWDF also resets the AWD counter and starts a new
timeout period. Reset clears the AWDF bit. Writing a logic [0] to
AWDF has no effect.
1 = AWD has timed out.
0 = AWD has not yet timed out.
AWDR—Autonomous Watchdog Rate Bit
This read/write bit selects the clock rate of the Autonomous
Watchdog. Reset clears the AWDR bit.
1 = Fast rate selected (10 ms).
0 = Slow rate selected (20 ms).
Voltage Regulator
The 908E625 chip contains a low-power, low-drop voltage
regulator to provide internal power and external power for the
MCU. The on-chip regulator consist of two elements, the main
voltage
regulator and the low-voltage reset circuit.
The V
DD
regulator accepts a unregulated input supply and
provides a regulated V
DD
supply to all digital sections of the
device. The output of the regulator is also connected to the VDD
terminal to provide the 5.0 V to the microcontroller.
Register Name and Address: AWDCTL - $0a
Bit7
6
5
4
3
2
1
Bit0
Read
0
0
0
ADRE
AWDIE
AWDCC
AWDF
AWDR
Write
AWDRST
Reset
0
0
0
0
0
0
0
0
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.