參數(shù)資料
型號(hào): MM74HCT08SJX
廠商: Fairchild Semiconductor
文件頁數(shù): 4/9頁
文件大?。?/td> 0K
描述: IC GATE AND QUAD 2INP 14-SOP
標(biāo)準(zhǔn)包裝: 2,000
系列: 74HCT
邏輯類型: 與門
電路數(shù): 4
輸入數(shù): 2
電源電壓: 4.5 V ~ 5.5 V
電流 - 靜態(tài)(最大值): 2µA
輸出電流高,低: 4.8mA,4.8mA
邏輯電平 - 低: 0.8V
邏輯電平 - 高: 2V
額定電壓和最大 CL 時(shí)的最大傳播延遲: 18ns @ 5V,50pF
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
供應(yīng)商設(shè)備封裝: 14-SOIC
封裝/外殼: 14-SOIC(0.209",5.30mm 寬)
包裝: 帶卷 (TR)
1983 Fairchild Semiconductor Corporation
www.fairchildsemi.com
MM74HCT08 Rev. 1.3.0
4
MM74HCT08
Quad
2-Input
AND
Gate
AC Electrical Characteristics
VCC = 5.0V, tr = tf = 6ns, CL = 15pF, TA = 25°C
AC Electrical Characteristics
VCC = 5.0V ± 10%, tr = tf = 6ns, CL = 50pF
Note:
4. CPD determines the no load dynamic power consumption. PD = CPD VCC2 f + ICC VCC and the no load dynamic
current consumption, IS = CPD VCC f + ICC.
Symbol
Parameter
Conditions
Typ.
Guaranteed Limit
Units
tPLH, tPHL
Maximum Propagation Delay
9
15
ns
Symbol
Parameter
Conditions
TA = 25°C
TA = –40°C
to 85°C
TA = –55°C
to 125°C
Units
Typ.
Guaranteed Limits
tPLH, tPHL
Maximum Propagation
Delay
11
18
23
27
ns
tTHL, tTLH
Maximum Output Rise and
Fall Time
715
19
22
ns
CPD
Power Dissipation
Capacitance
(4)
38
pF
CIN
Input Capacitance
5
10
pF
相關(guān)PDF資料
PDF描述
OSTOQ223550 CONN TERM BLK HDR 22POS 3.81MM
OSTOQ223551 CONN TERM BLK HDR 22POS 3.81MM
OSTEO080100 CONN TERM BLOCK 8POS 5MM
OSTEZ117152 CONN PLUG HEADER 11PS 5MM
OSTVM087550 TERM BLOCK PLUG 5.00MM 8POS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MM74HCT109 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Dual J-K Flip-Flops with Preset and Clear
MM74HCT109J 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Dual J-K Flip-Flops with Preset and Clear
MM74HCT109N 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Dual J-K Flip-Flops with Preset and Clear
MM74HCT112 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Dual J-K Flip-Flops with Preset and Clear
MM74HCT138 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:3-to-8 Line Decoder