參數(shù)資料
型號： MM74HC373N
廠商： FAIRCHILD SEMICONDUCTOR CORP
元件分類： 通用總線功能
英文描述： Sensitive Gate Silicon Controlled Rectifier; Package: TO-225; No of Pins: 3; Container: Bulk; Qty per Container: 500
中文描述： HC/UH SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDIP20
封裝： 0.300 INCH, MS-001, PLASTIC, DIP-20
文件頁數(shù)： 1/7頁
文件大小： 89K
代理商： MM74HC373N
September 1983
Revised February 1999
M
1999 Fairchild Semiconductor Corporation
DS005335.prf
www.fairchildsemi.com
MM74HC373
3-STATE Octal D-Type Latch
General Description
The MM74HC373 high speed octal D-type latches utilize
advanced silicon-gate CMOS technology. They possess
the high noise immunity and low power consumption of
standard CMOS integrated circuits, as well as the ability to
drive 15 LS-TTL loads. Due to the large output drive capa-
bility and the 3-STATE feature, these devices are ideally
suited for interfacing with bus lines in a bus organized sys-
tem.
When the LATCH ENABLE input is HIGH, the Q outputs
will follow the D inputs. When the LATCH ENABLE goes
LOW, data at the D inputs will be retained at the outputs
until LATCH ENABLE returns HIGH again. When a high
logic level is applied to the OUTPUT CONTROL input, all
outputs go to a high impedance state, regardless of what
signals are present at the other inputs and the state of the
storage elements.
The 74HC logic family is speed, function, and pin-out com-
patible with the standard 74LS logic family. All inputs are
protected from damage due to static discharge by internal
diode clamps to V
CC
and ground.
Features
I
Typical propagation delay: 18 ns
I
Wide operating voltage range: 2 to 6 volts
I
Low input current: 1
μ
A maximum
I
Low quiescent current: 80
μ
A maximum (74 Series)
I
Output drive capability: 15 LS-TTL loads
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Pin Assignments for DIP, SOIC, SOP and TSSOP
Top View
Truth Table
H
=
HIGH Level
L
=
LOW Level
Q
0
=
Level of output before steady-state input conditions were established.
Z
=
High Impedance
Order Number
MM74HC373WM
MM74HC373SJ
MM74HC373MTC
MM74HC373N
Package Number
M20B
M20D
MTC20
N20A
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Output
Control
L
L
L
H
Latch
Enable
H
H
L
X
Data
373
Output
H
L
Q
0
Z
H
L
X
X
相關(guān)PDF資料
PDF描述
MM74HC373SJ Sensitive Gate Silicon Controlled Rectifier; Package: TO-225; No of Pins: 3; Container: Bulk; Qty per Container: 500
MM74HC373WM Sensitive Gate Silicon Controlled Rectifier; Package: TO-225; No of Pins: 3; Container: Bulk; Qty per Container: 500
MM74HC374 Sensitive Gate Silicon Controlled Rectifier; Package: TO-225; No of Pins: 3; Container: Bulk; Qty per Container: 500
MM74HC374MTC Sensitive Gate Silicon Controlled Rectifier; Package: TO-225; No of Pins: 3; Container: Bulk; Qty per Container: 500
MM74HC374N Sensitive Gate Silicon Controlled Rectifier; Package: TO-225; No of Pins: 3; Container: Bulk; Qty per Container: 500
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MM74HC373N 制造商:Fairchild Semiconductor Corporation 功能描述:IC FLIP-FLOPS LOGIC ROHS COMPLIANT:NO
MM74HC373N 制造商:Fairchild Semiconductor Corporation 功能描述:IC 74HC CMOS 74HC373 DIP20 6V
MM74HC373N/A+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit D-Type Latch
MM74HC373N/B+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit D-Type Latch
MM74HC373N_Q 功能描述:閉鎖 3-STATE Oct D Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*