- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382335 > MM74HC123AN (NATIONAL SEMICONDUCTOR CORP) Dual Retriggerable Monostable Multivibrator PDF資料下載
參數(shù)資料
| 型號： | MM74HC123AN |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 諧振器 |
| 英文描述： | Dual Retriggerable Monostable Multivibrator |
| 中文描述： | HC/UH SERIES, DUAL MONOSTABLE MULTIVIBRATOR, PDIP16 |
| 封裝： | DIP-16 |
| 文件頁數(shù)： | 5/6頁 |
| 文件大小： | 198K |
| 代理商： | MM74HC123AN |
sistor, R
EXT
, toward V
CC
. When the voltage across C
EXT
equals V
REF2
, comparator C2 changes state causing the
output latch to reset (Q goes low) while at the same time
disabling comparator C2. This ends the timing cycle with the
monostable in the quiescent state, waiting for the next trig-
ger.
A valid trigger is also recognized when trigger input B goes
from GND to V
CC
(while input A is at GND and input clear is
at V
CC
k
). The ’HC123A can also be triggered when clear
goes from GND to V
CC
(while A is at GND and B is at
V
CC
o
).
It should be noted that in the quiescent state C
EXT
is fully
charged to V
CC
causing the current through resistor R
EXT
to
be zero. Both comparators are ‘‘off’’ with the total device
current due only to reverse junction leakages. An added
featureofthe’HC123Aisthattheoutputlatchissetviathein-
puttriggerwithoutregardtothecapacitorvoltage.Thus,prop-
agation delay from trigger to Q is independent of the value
of C
EXT
, R
EXT
, or the duty cycle of the input waveform.
RETRIGGER OPERATION
The ’HC123A is retriggered if a valid trigger occurs
l
fol-
lowed by another trigger
m
before the Q output has re-
turned to the quiescent (zero) state. Any retrigger, after the
timing node voltage at the R/C
EXT
pin has begun to rise
from V
REF1
, but has not yet reached V
REF2
, will cause an
increase in output pulse width T. When a valid retrigger is
initiated
m
, the voltage at the R/C
EXT
pin will again drop to
V
REF1
before progressing along the RC charging curve
toward V
CC
. The Q output will remain high until time T, after
the last valid retrigger.
Because the trigger-control circuit flip-flop resets shortly af-
ter C
X
has discharged to the reference voltage of the lower
reference circuit, the minimum retrigger time, t
rr
is a function
of internal propagation delays and the discharge time of C
X
:
187
V
CC
b
0.7
Another removal/retrigger time occurs when a short clear
pulse is used. Upon receipt of a clear, the one shot must
charge the capacitor up to the upper trip point before the
one shot is ready to receive the next trigger. This time is
dependent on the capacitor used and is approximately:
a
522
a
(0.3 V
CC
) C
X
t
rr
&
20
a
a
565
a
(0.256 V
CC
) C
X
[
V
CC
b
0.7
]
2
t
rr
e
196
a
640
V
CC
b
0.7
(V
CC
b
0.7)
2
ns
RESET OPERATION
These one shots may be reset during the generation of the
output pulse. In the reset mode of operation, an input pulse
on clear sets the reset latch and causes the capacitor to be
fast charged to V
CC
by turning on transistor Q1
n
. When
the voltage on the capacitor reaches V
REF2
, the reset latch
will clear and then be ready to accept another pulse. If the
clear input is held low, any trigger inputs that occur will be
inhibited and the Q and Q outputs of the output latch will
not change. Since the Q output is reset when an input low
level is detected on the Clear input, the output pulse T can
be made significantly shorter than the minimum pulse width
specification.
Typical Output Pulse Width vs.
Timing Components
TL/F/5206–7
Typical Distribution of Output
Pulse Width, Part to Part
TL/F/5206–8
Typical 1ms Pulse Width
Variation vs. Supply
TL/F/5206–9
Minimum R
EXT
vs.
Supply Voltage
TL/F/5206–10
Typical 1ms Pulse Width
Variation vs. Temperature
TL/F/5206–11
Note:
R and C are not subjected to temperature. The C is polypropylene.
5
相關PDF資料 |
PDF描述 |
|---|---|
| MM54HC123A | Dual Retriggerable Monostable Multivibrator(雙通道可再觸發(fā)的單穩(wěn)態(tài)多諧振蕩器) |
| MM74HC123A | Dual Retriggerable Monostable Multivibrator(雙通道可再觸發(fā)的單穩(wěn)態(tài)多諧振蕩器) |
| MM54HC123AJ | Dual Retriggerable Monostable Multivibrator |
| MM74HC137 | 3-to-8 Line Decoder With Address Latches (Inverted Output) |
| MM74HC137J | 3-to-8 Line Decoder With Address Latches (Inverted Output) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MM74HC123AN | 制造商:Fairchild Semiconductor Corporation 功能描述:IC 74HC CMOS LOGIC |
| MM74HC123AN_Q | 功能描述:單穩(wěn)態(tài)多諧振蕩器 DualMultivibrator RoHS:否 制造商:Texas Instruments 每芯片元件:1 邏輯系列:LVC 邏輯類型:Monostable Multivibrator 封裝 / 箱體:SSOP-8 傳播延遲時間:18.6 ns 高電平輸出電流:- 32 mA 低電平輸出電流:32 mA 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| MM74HC123AN-G | 制造商:Rochester Electronics LLC 功能描述: |
| MM74HC123ANX | 制造商:ROCHESTER 制造商全稱:ROCHESTER 功能描述:MONOSTABLE MULTIVIBRATOR now available in a lead-free package |
| MM74HC123ASJ | 功能描述:單穩(wěn)態(tài)多諧振蕩器 DualMultivibrator RoHS:否 制造商:Texas Instruments 每芯片元件:1 邏輯系列:LVC 邏輯類型:Monostable Multivibrator 封裝 / 箱體:SSOP-8 傳播延遲時間:18.6 ns 高電平輸出電流:- 32 mA 低電平輸出電流:32 mA 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。