- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26834 > MM54HC165J (NATIONAL SEMICONDUCTOR CORP) HC/UH SERIES, 1-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, CDIP16 PDF資料下載
參數(shù)資料
| 型號： | MM54HC165J |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 計(jì)數(shù)移位寄存器 |
| 英文描述： | HC/UH SERIES, 1-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, CDIP16 |
| 封裝： | CERAMIC, DIP-16 |
| 文件頁數(shù)： | 3/6頁 |
| 文件大?。?/td> | 136K |
| 代理商： | MM54HC165J |
AC Electrical Characteristics VCCe5V TAe25 C CLe15 pF tretfe6ns
Symbol
Parameter
Conditions
Typ
Guaranteed Limit
Units
fMAX
Maximum Operating Frequency
50
30
MHz
tPHL tPLH
Maximum Propagation Delay H to QH or QH
15
25
ns
tPHL tPLH
Maximum Propagation Delay
13
25
ns
Serial ShiftParallel Load to QH
tPHL tPLH
Maximum Propagation Delay
15
25
ns
Clock to Output
tS
Minimum Setup Time Serial Input
10
20
ns
to Clock Parallel or Data to ShiftLoad
tS
Minimum Setup Time ShiftLoad to Clock
11
20
ns
tS
Minimum Setup Time Clock Inhibit to Clock
10
20
ns
tH
Minimum Hold Time Serial
0
ns
Input to Clock or
Parallel Data to ShiftLoad
tW
Minimum Pulse Width Clock
16
ns
AC Electrical Characteristics CLe50 pF tretfe6 ns (unless otherwise specified)
TAe25 C
74HC
54HC
Symbol
Parameter
Conditions
VCC
TAeb40 to 85 CTAeb55 to 125 C
Units
Typ
Guaranteed Limits
fMAX
Maximum Operating
20V
10
5
4
MHz
Frequency
45V
45
27
21
18
MHz
60V
50
32
25
21
MHz
tPHL tPLH
Maximum Propagation
20V
70
150
189
225
ns
Delay H to QH or QH
45V
21
30
38
45
ns
60V
18
26
33
39
ns
tPHL tPLH
Maximum Propagation
20V
70
175
220
260
ns
Delay Serial Shift
45V
21
35
44
52
ns
Parallel Load to QH
60V
18
30
37
44
ns
tPHL tPLH
Maximum Propagation
20V
70
150
189
225
ns
Delay Clock to Output
45V
21
30
38
45
ns
60V
18
26
33
39
ns
tS
Minimum Setup Time
20V
35
100
125
150
ns
Serial Input to Clock
45V
11
20
25
30
ns
or Parallel Data to ShiftLoad
60V
9
17
21
25
ns
tS
Minimum Setup Time
20V
38
100
125
150
ns
ShiftLoad to Clock
45V
12
20
25
30
ns
60V
9
17
21
25
ns
tS
Minimum Setup Time
20V
35
100
125
150
ns
Clock Inhibit to Clock
45V
11
20
25
30
ns
60V
9
17
21
25
ns
tH
Minimum Hold Time Serial
20V
0
ns
Input to Clock or
45V
0
ns
Parallel Data to ShiftLoad
60V
0
ns
tW
Minimum Pulse Width
20V
30
80
100
120
ns
Clock
45V
9
16
20
24
ns
60V
8
14
18
20
ns
tTHL tTLH
Maximum Output
20V
30
75
95
110
ns
Rise and Fall Time
45V
9
15
19
22
ns
60V
8
13
16
19
ns
tr tf
Maximum Input Rise and
20V
1000
ns
Fall Time
45V
500
ns
60V
400
ns
CPD
Power Dissipation
(per package)
100
pF
Capacitance (Note 5)
CIN
Maximum Input Capacitance
5
10
pF
Note 5
CPD determines the no load dynamic power consumption PDeCPD VCC2 faICC VCC and the no load dynamic current consumption ISeCPD VCC faICC
3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MM74HC166N | HC/UH SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16 |
| MM54HC166N | HC/UH SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16 |
| MM74HC173MX | HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16 |
| MM74HC173N | HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP16 |
| MM74HC174J | HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MM54HC166 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit Parallel In/Serial Out Shift Registers |
| MM54HC173 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:TRI - STATE-R QUAD D FLIP-FLOP |
| MM54HC173 WAF | 制造商:Texas Instruments 功能描述: |
| MM54HC173J | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:TRI - STATE-R QUAD D FLIP-FLOP |
| MM54HC174J | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。