
ML610Q431/ML610Q432 User’s Manual
Contents
Contents – 6
15.3.3
Transmit Data Direction ................................................................................................................. 15-13
15.3.4
Transmit Operation ......................................................................................................................... 15-14
15.3.5
Receive Operation........................................................................................................................... 15-16
15.4 Specifying port registers ......................................................................................................................... 15-18
15.4.1
Functioning P43(TXD0) and P42(RXD0) as the UART ................................................................ 15-18
15.4.2
Functioning P43(TXD0) and P02(RXD0) as the UART ................................................................ 15-19
Chapter 16
16. I
2C Bus Interface........................................................................................................................................... 16-1
16.1 Overview................................................................................................................................................... 16-1
16.1.1
Features............................................................................................................................................. 16-1
16.1.2
Configuration .................................................................................................................................... 16-1
16.1.3
List of Pins ........................................................................................................................................ 16-1
16.2 Description of Registers............................................................................................................................ 16-2
16.2.1
List of Registers ................................................................................................................................ 16-2
16.2.2
I
2C Bus 0 Receive Register (I2C0RD).............................................................................................. 16-3
16.2.3
I
2C Bus 0 Slave Address Register (I2C0SA) .................................................................................... 16-4
16.2.4
I
2C Bus 0 Transmit Data Register (I2C0TD).................................................................................... 16-5
16.2.5
I
2C Bus 0 Control Register (I2C0CON)............................................................................................ 16-6
16.2.6
I
2C Bus 0 Mode Register (I2C0MOD).............................................................................................. 16-7
16.2.7
I
2C Bus 0 Status Register (I2C0STAT) ............................................................................................ 16-8
16.3 Description of Operation........................................................................................................................... 16-9
16.3.1
Communication Operating Mode...................................................................................................... 16-9
16.3.1.1 Start Condition............................................................................................................................... 16-9
16.3.1.2 Restart Condition........................................................................................................................... 16-9
16.3.1.3 Slave Address Transmit Mode....................................................................................................... 16-9
16.3.1.4 Data Transmit Mode...................................................................................................................... 16-9
16.3.1.5 Data Receive Mode ....................................................................................................................... 16-9
16.3.1.6 Control Register Setting Wait State............................................................................................... 16-9
16.3.1.7 Stop Condition............................................................................................................................. 16-10
16.3.2
Communication Operation Timing ................................................................................................. 16-11
16.3.3
Operation Waveforms ..................................................................................................................... 16-13
16.4 Description of Operation......................................................................................................................... 16-14
16.4.1
Functioning P41(SCL) and P40(SDA) as the I2C .......................................................................... 16-14
Chapter 17
17. NMI Pin ........................................................................................................................................................ 17-1
17.1 Overview................................................................................................................................................... 17-1
17.1.1
Features............................................................................................................................................. 17-1
17.1.2
Configuration .................................................................................................................................... 17-1
17.1.3
List of Pins ........................................................................................................................................ 17-1
17.2 Description of Registers............................................................................................................................ 17-2
17.2.1
List of Registers ................................................................................................................................ 17-2
17.2.2
NMI Data Register (NMID).............................................................................................................. 17-3
17.2.3
NMI Control Register (NMICON) ................................................................................................... 17-4
17.3 Description of Operation........................................................................................................................... 17-5
17.3.1
Interrupt Request............................................................................................................................... 17-5
Chapter 18
18. Port 0............................................................................................................................................................. 18-1
18.1 Overview................................................................................................................................................... 18-1
18.1.1
Features............................................................................................................................................. 18-1
18.1.2
Configuration .................................................................................................................................... 18-1
18.1.3
List of Pins ........................................................................................................................................ 18-1
18.2 Description of Registers............................................................................................................................ 18-2
18.2.1
List of Registers ................................................................................................................................ 18-2