- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98023 > ML60851CGA (OKI ELECTRIC INDUSTRY CO LTD) UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | ML60851CGA |
| 廠商： | OKI ELECTRIC INDUSTRY CO LTD |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| 封裝： | 9 X 10 MM, 0.80 MM PITCH, PLASTIC, QFP-44 |
| 文件頁數(shù)： | 10/67頁 |
| 文件大小： | 389K |
| 代理商： | ML60851CGA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
PEDL60851C-02
1Semiconductor
ML60851C
18/67
EP1 Transmit Packet Ready Bit (D5)
This bit can be read by the local MCU. Further, this bit can be set to “1” by writing “1” to the D5 bit.
The conditions of asserting and deasserting this bit are the following. EP1 has a two-layer FIFO, and even the
packet ready bits are present independently for layer A and layer B. The switching between these two layers is
performed automatically by the ML60851C.
Bit name
Asserting condition
Action when asserted
EP1 Transmit packet ready (D5)
When the local MCU has set the bits
of both layer A and layer B.
Data transmission is possible from
EP1 when the bit for at least one of
layer A and layer B has been
asserted.
Bit name
Deasserting condition
Action when deasserted
EP1 Transmit packet ready (D5)
When an ACK is received from the
host computer for the data
transmission from either layer A or
layer B.
EP1 is locked when both layer A and
layer B have not prepared the
transmit data.
See the explanation of the operation of the two-layer FIFO given in the Section on ‘Functional Description’.
EP2 Transmit Packet Ready Bit (D6)
This bit can be read by the local MCU. Further, this bit can be set to “1” by writing “1” to the D6 bit.
The conditions of asserting and negating this bit are the following.
Bit name
Asserting condition
Action when asserted
EP2 Transmit packet ready (D6)
When the local MCU has set this bit.
Data transmission is possible from
EP2.
Bit name
Deasserting condition
Action when deasserted
EP2 Transmit packet ready (D6)
When an ACK is received from the
host computer in response to the
data transmission from EP2.
EP2 is locked.
EP3 Transmit Packet Ready Bit (D7)
This bit can be read by the local MCU. Further, this bit can be set to “1” by writing “1” to the D7 bit.
The conditions of asserting and deasserting this bit are the following.
Bit name
Asserting condition
Action when asserted
EP3 Transmit packet ready (D7)
When the local MCU has set this bit.
Data transmission is possible from
EP3.
Bit name
Deasserting condition
Action when deasserted
EP2 Transmit packet ready (D7)
When an ACK is received from the
host computer in response to the
data transmission from EP3.
EP3 is locked.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML60851DTB | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| ML60852A | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| ML63187-XXXGA | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP128 |
| ML63193-XXXWA | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, UUC128 |
| ML64168-XXX | 4-BIT, MROM, 0.7 MHz, MICROCONTROLLER, UUC80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML60851CTB | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60851D | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60851E | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60851EGA | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
| ML60851ETB | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:USB Device Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。